

PIC16F72 Data Sheet

28-Pin, 8-Bit CMOS FLASH Microcontoller with A/D Converter

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



PIC16F72

28-Pin, 8-Bit CMOS FLASH MCU with A/D Converter

Device Included:

PIC16F72

High Performance RISC CPU:

- · Only 35 single word instructions to learn
- All single cycle instructions except for program branches, which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 2K x 14 words of Program Memory, 128 x 8 bytes of Data Memory (RAM)
- Pinout compatible to PIC16C72/72A and PIC16F872
- · Interrupt capability
- Eight-level deep hardware stack
- · Direct, Indirect and Relative Addressing modes


Peripheral Features:

- · High Sink/Source Current: 25 mA
- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during SLEEP via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM (CCP) module
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- · 8-bit, 5-channel analog-to-digital converter
- Synchronous Serial Port (SSP) with SPI[™] (Master/Slave) and I²C[™] (Slave)
- Brown-out detection circuitry for Brown-out Reset (BOR)

CMOS Technology:

- · Low power, high speed CMOS FLASH technology
- · Fully static design
- Wide operating voltage range: 2.0V to 5.5V
- Industrial temperature range
- Low power consumption:
 - < 0.6 mA typical @ 3V, 4 MHz
 - 20 μA typical @ 3V, 32 kHz
 - < 1 μA typical standby current

Pin Diagrams



Special Microcontroller Features:

- 1,000 erase/write cycle FLASH program memory typical
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code protection
- Power saving SLEEP mode
- Selectable oscillator options
- In-Circuit Serial Programming™ (ICSP™) via 2 pins
- · Processor read access to program memory

PIC16F72

| Key Reference Manual Features | PIC16F72 |
|--|------------------------|
| Operating Frequency | DC - 20 MHz |
| RESETS and (Delays) | POR, BOR, (PWRT, OST) |
| FLASH Program Memory - (14-bit words, 1000 E/W cycles) | 2K |
| Data Memory - RAM (8-bit bytes) | 128 |
| Interrupts | 8 |
| I/O Ports | PORTA, PORTB, PORTC |
| Timers | Timer0, Timer1, Timer2 |
| Capture/Compare/PWM Modules | 1 |
| Serial Communications | SSP |
| 8-bit A/D Converter | 5 channels |
| Instruction Set (No. of Instructions) | 35 |

Table of Contents

| 1.0 | Device Overview | 5 |
|--------|---|------|
| 2.0 | Memory Organization | 7 |
| 3.0 | I/O Ports | . 21 |
| 4.0 | Reading Program Memory | . 27 |
| | Timer0 Module | |
| 6.0 | Timer1 Module | . 31 |
| 7.0 | Timer2 Module | . 35 |
| 3.0 | Capture/Compare/PWM (CCP) Module | . 37 |
| 9.0 | Synchronous Serial Port (SSP) Module | . 43 |
| 10.0 | Analog-to-Digital Converter (A/D) Module | . 53 |
| 11.0 | Special Features of the CPU | . 59 |
| 12.0 | Instruction Set Summary | . 73 |
| 13.0 | Development Support | . 81 |
| | Electrical Characteristics | |
| 15.0 | DC and AC Characteristics Graphs and Tables | 107 |
| 16.0 | Package Marking Information | |
| Apper | ndix A: Revision History | 123 |
| Apper | ndix B: Conversion Considerations | 123 |
| | | |
| On-Lir | ne Support | 131 |
| Reade | Pr Response | 132 |
| Produ | ct Identification System | 133 |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

PIC16F72

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the operation of the PIC16F72 device. Additional information may be found in the PIC[™] Mid-Range MCU Reference Manual (DS33023), which may be downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16F72 belongs to the Mid-Range family of the PIC devices. A block diagram of the device is shown in Figure 1-1.


The program memory contains 2K words, which translate to 2048 instructions, since each 14-bit program memory word is the same width as each device instruction. The data memory (RAM) contains 128 bytes.

There are 22 I/O pins that are user configurable on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- · External interrupt
- · Change on PORTB interrupt
- · Timer0 clock input
- Timer1 clock/oscillator
- · Capture/Compare/PWM
- A/D converter
- SPI/I²C

Table 1-1 details the pinout of the device with descriptions and details for each pin.

FIGURE 1-1: PIC16F72 BLOCK DIAGRAM



PIC16F72 PINOUT DESCRIPTION TABLE 1-1:

| Pin Name | PDIP, SOIC, SSOP Pin# | MLF Pin# | I/O/P Type | Buffer Type | Description |
|---------------------|--------------------------------|-------------|---------------|------------------------|---|
| OSC1/CLKI | 9 | 6 | I | ST/CMOS ⁽³⁾ | Oscillator crystal input/external clock source input. |
| OSC2/CLKO | 10 | 7 | 0 | _ | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, the OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate. |
| MCLR/VPP | 1 | 26 | I/P | ST | Master Clear (Reset) input or programming voltage input. This pin is an active low RESET to the device. |
| | | | | | PORTA is a bi-directional I/O port. |
| RA0/AN0 | 2 | 27 | I/O | TTL | RA0 can also be analog input0. |
| RA1/AN1 | 3 | 28 | I/O | TTL | RA1 can also be analog input1. |
| RA2/AN2 | 4 | 1 | I/O | TTL | RA2 can also be analog input2. |
| RA3/AN3/VREF | 5 | 2 | I/O | TTL | RA3 can also be analog input3 or analog reference voltage. |
| RA4/T0CKI | 6 | 3 | I/O | ST | RA4 can also be the clock input to the Timer0 module. Output is open drain type. |
| RA5/AN4/SS | 7 | 4 | I/O | TTL | RA5 can also be analog input4 or the slave select for the synchronous serial port. |
| | | | | | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. |
| RB0/INT | 21 | 18 | I/O | TTL/ST ⁽¹⁾ | RB0 can also be the external interrupt pin. |
| RB1 | 22 | 19 | I/O | TTL | |
| RB2 | 23 | 20 | I/O | TTL | |
| RB3 | 24 | 21 | I/O | TTL | |
| RB4 | 25 | 22 | I/O | TTL | Interrupt-on-change pin. |
| RB5 | 26 | 23 | I/O | TTL | Interrupt-on-change pin. |
| RB6/PGC | 27 | 24 | I/O | TTL/ST ⁽²⁾ | Interrupt-on-change pin. Serial programming clock. |
| RB7/PGD | 28 | 25 | I/O | TTL/ST ⁽²⁾ | Interrupt-on-change pin. Serial programming data. |
| | | | | | PORTC is a bi-directional I/O port. |
| RC0/T1OSO/ T1CKI | 11 | 8 | I/O | ST | RC0 can also be the Timer1 oscillator output or Timer1 clock input. |
| RC1/T1OSI | 12 | 9 | I/O | ST | RC1 can also be the Timer1 oscillator input. |
| RC2/CCP1 | 13 | 10 | I/O | ST | RC2 can also be the Capture1 input/Compare1 output/PWM1 output. |
| RC3/SCK/SCL | 14 | 11 | I/O | ST | RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes. |
| RC4/SDI/SDA | 15 | 12 | I/O | ST | RC4 can also be the SPI Data In (SPI mode) or Data I/O (I ² C mode). |
| RC5/SDO | 16 | 13 | I/O | ST | RC5 can also be the SPI Data Out (SPI mode). |
| RC6 | 17 | 14 | I/O | ST | |
| RC7 | 18 | 15 | I/O | ST | |
| Vss | 8, 19 | 5, 16 | Р | _ | Ground reference for logic and I/O pins. |
| VDD | 20 | 17 | Р | _ | Positive supply for logic and I/O pins. |

Legend: I = input

O = output

I/O = input/output

P = power

— = Not used

TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

2.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F72 device. These are the program memory and the data memory. Each block has separate buses so that concurrent access can occur. Program memory and data memory are explained in this section. Program memory can be read internally by the user code (see Section 7.0).

The data memory can further be broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.


Additional information on device memory may be found in the PIC^{TM} Mid-Range Reference Manual, (DS33023).

2.1 Program Memory Organization

PIC16F72 devices have a 13-bit program counter capable of addressing a 8K x 14 program memory space. The address range for this program memory is 0000h - 07FFh. Accessing a location above the physically implemented address will cause a wraparound.

The RESET Vector is at 0000h and the Interrupt Vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK



2.2 Data Memory Organization

The Data Memory is partitioned into multiple banks that contain the General Purpose Registers and the Special Function Registers. Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits.

| RP1:RP0 | Bank |
|---------|------|
| 00 | 0 |
| 01 | 1 |
| 10 | 2 |
| 11 | 3 |

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM.

All implemented banks contain SFRs. Some "high use" SFRs from one bank may be mirrored in another bank, for code reduction and quicker access (e.g., the STATUS register is in Banks 0 - 3).

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly, through the File Select Register FSR (see Section 2.5).

FIGURE 2-2: PIC16F72 REGISTER FILE MAP

| , | Address | | File Address | ı | File Address | | File ddres |
|-------------------|---------|--------------------------------|-----------------|-------------------|-----------------|----------------------|---------------|
| Indirect addr.(*) | 00h | Indirect addr.(*) | 80h | Indirect addr.(*) | 100h | Indirect addr.(*) | 180h |
| TMR0 | 01h | OPTION | 81h | TMR0 | 101h | OPTION | 181h |
| PCL | 02h | PCL | 82h | PCL | 102h | PCL | 182h |
| STATUS | 03h | STATUS | 83h | STATUS | 103h | STATUS | 183h |
| FSR | 04h | FSR | 84h | FSR | 104h | FSR | 184h |
| PORTA | 05h | TRISA | 85h | | 105h | | 185h |
| PORTB | 06h | TRISB | 86h | PORTB | 106h | TRISB | 186h |
| PORTC | 07h | TRISC | 87h | | 107h | | 187h |
| | 08h | | 88h | | 108h | | 188h |
| | 09h | | 89h | | 109h | | 189h |
| PCLATH | 0Ah | PCLATH | 8Ah | PCLATH | 10Ah | PCLATH | 18Ał |
| INTCON | 0Bh | INTCON | 8Bh | INTCON | 10Bh | INTCON | 18Bł |
| PIR1 | 0Ch | PIE1 | 8Ch | PMDATL | 10Ch | PMCON1 | 18CI |
| | 0Dh | | 8Dh | PMADRL | 10Dh | | 18DI |
| TMR1L | 0Eh | PCON | 8Eh | PMDATH | 10Eh | | 18El |
| TMR1H | 0Fh | | 8Fh | PMADRH | 10Fh | | 18Fł |
| T1CON | 10h | | 90h | | 110h | | 190h |
| TMR2 | 11h | | 91h | | | | |
| T2CON | 12h | PR2 | 92h | | | | |
| SSPBUF | 13h | SSPADD | 93h | | | | |
| SSPCON | 14h | SSPSTAT | 94h | | | | |
| CCPR1L | 15h | | 95h | | | | |
| CCPR1H | 16h | | 96h | | | | |
| CCP1CON | 17h | | 97h | | | | |
| | 18h | | 98h | | | | |
| | 19h | | 99h | | | | |
| | 1Ah | | 9Ah | | | | |
| | 1Bh | | 9Bh | | | | |
| | 1Ch | | 9Ch | | | | |
| | 1Dh | | 9Dh | | | | |
| ADRES | 1Eh | | 9Eh | | 44 55 | | 105 |
| ADCON0 | 1Fh | ADCON1 | 9Fh | | 11Fh | | 19Ft |
| | 20h | General Purpose Register | A0h | | 120h | accesses A0h -BFh | 1A0 |
| General | | 32 Bytes | BFh | | | | 1BF |
| Purpose | | - | C0h | accesses | | | 1C0 |
| Register | | accesses | | 20h-7Fh | | accesses | |
| 96 Bytes | | 40h-7Fh | | | | 40h -7Fh | |
| | 7Fh | | FFh | | 17Fh | | 1FFI |
| Bank 0 | | Bank 1 | | Bank 2 | | Bank 3 | |

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
|----------------------|---------|------------|---------------|---------------|----------------|---------------|-----------------|---------------|----------------|-------------------|------------------|
| Bank 0 | | | | | | | | | | | |
| 00h ⁽¹⁾ | INDF | Addressi | ng this locat | tion uses con | itents of FSR | to address of | data memor | y (not a phys | ical register) | 0000 0000 | 19 |
| 01h | TMR0 | Timer0 M | lodule's Re | gister | | | | | | xxxx xxxx | 27,13 |
| 02h ⁽¹⁾ | PCL | Program | Counter's (| PC) Least S | ignificant By | te | | | | 0000 0000 | 18 |
| 03h ⁽¹⁾ | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 12 |
| 04h ⁽¹⁾ | FSR | Indirect D | Data Memoi | y Address P | ointer | | • | | • | xxxx xxxx | 19 |
| 05h | PORTA | _ | 1 | PORTA Dat | a Latch whe | n written: PC | RTA pins w | hen read | | 0x 0000 | 21 |
| 06h | PORTB | PORTB I | Data Latch | when written | : PORTB pir | s when read | d | | | xxxx xxxx | 23 |
| 07h | PORTC | PORTC I | Data Latch | when written | : PORTC pir | ns when read | d | | | xxxx xxxx | 25 |
| 08h | _ | Unimpler | mented | | | | | | | _ | _ |
| 09h | _ | Unimpler | mented | | | | | | | _ | _ |
| 0Ah ^(1,2) | PCLATH | _ | _ | _ | Write Buffer | for the uppe | er 5 bits of th | ne Program | Counter | 0 0000 | 18 |
| 0Bh ⁽¹⁾ | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 14 |
| 0Ch | PIR1 | _ | ADIF | _ | _ | SSPIF | CCP1IF | TMR2IF | TMR1IF | -0 0000 | 16 |
| 0Dh | _ | Unimpler | mented | | | | | | | _ | _ |
| 0Eh | TMR1L | Holding F | Register for | the Least Si | gnificant Byt | e of the 16-b | oit TMR1 Re | gister | | xxxx xxxx | 29 |
| 0Fh | TMR1H | Holding F | Register for | the Most Sig | gnificant Byte | of the 16-b | it TMR1 Re | gister | | xxxx xxxx | 29 |
| 10h | T1CON | _ | _ | T1CKPS1 | T1CKPS0 | T10SCEN | T1SYNC | TMR1CS | TMR10N | 00 0000 | 29 |
| 11h | TMR2 | Timer2 M | lodule's Re | gister | | | | | | 0000 0000 | 33 |
| 12h | T2CON | _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | 34 |
| 13h | SSPBUF | Synchror | nous Serial | Port Receive | e Buffer/Tran | smit Registe | er | | | xxxx xxxx | 43,48 |
| 14h | SSPCON | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 45 |
| 15h | CCPR1L | Capture/ | Compare/P | WM Registe | r (LSB) | | | | | xxxx xxxx | 38,39,41 |
| 16h | CCPR1H | Capture/ | Compare/P | WM Registe | r (MSB) | | | | | xxxx xxxx | 38,39,41 |
| 17h | CCP1CON | _ | - | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 0000 | 37 |
| 18h-1Dh | _ | Unimpler | mented | | | | | | | _ | _ |
| 1Eh | ADRES | A/D Resu | ult Register | | | | | | | xxxx xxxx | 53 |
| 1Fh | ADCON0 | ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/DONE | _ | ADON | 0000 00-0 | 53 |

 $\mbox{Legend:} \quad \mbox{$x = $ unknown, $u = $ unchanged, $q = $ value $ depends on condition, $- = $ unimplemented, read as '0', $r = $ reserved. }$

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

- 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
- 3: This bit always reads as a '1'.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
|----------------------|---------|------------|--------------|---------------------------|---------------|--------------|-----------------|-------------|----------------|-------------------|------------------|
| Bank 1 | | | | | | | | | | | |
| 80h ⁽¹⁾ | INDF | Addressi | ng this loca | ion uses cor | ntents of FSR | to address | data memor | (not a phys | ical register) | 0000 0000 | 19 |
| 81h | OPTION | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 13 |
| 82h ⁽¹⁾ | PCL | Program | Counter's (| PC) Least S | ignificant By | te | | | | 0000 0000 | 18 |
| 83h ⁽¹⁾ | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 12 |
| 84h ⁽¹⁾ | FSR | Indirect [| Data Memo | y Address F | ointer | | | | | xxxx xxxx | 19 |
| 85h | TRISA | _ | _ | PORTA Dat | a Direction F | Register | | | | 11 1111 | 21 |
| 86h | TRISB | PORTB I | Data Directi | on Register | | | | | | 1111 1111 | 23 |
| 87h | TRISC | PORTC | Data Direct | on Register | | | | | | 1111 1111 | 25 |
| 88h | _ | Unimpler | mented | | | | | | | _ | _ |
| 89h | _ | Unimpler | mented | | | | | | | _ | _ |
| 8Ah ^(1,2) | PCLATH | _ | _ | _ | Write Buffer | for the uppe | er 5 bits of th | ne PC | | 0 0000 | 18 |
| 8Bh ⁽¹⁾ | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 14 |
| 8Ch | PIE1 | _ | ADIE | _ | _ | SSPIE | CCP1IE | TMR2IE | TMR1IE | -0 0000 | 15 |
| 8Dh | _ | Unimpler | mented | | | | | | | _ | _ |
| 8Eh | PCON | _ | _ | _ | _ | _ | _ | POR | BOR | qq | 17 |
| 8Fh | _ | Unimpler | mented | | | | | | | _ | _ |
| 90h | _ | Unimpler | mented | | | | | | | _ | _ |
| 91h | _ | Unimpler | mented | | | | | | | _ | _ |
| 92h | PR2 | Timer2 P | Period Regis | ster | | | | | | 1111 1111 | 41 |
| 93h | SSPADD | Synchror | nous Serial | Port (I ² C mo | ode) Address | Register | | | | 0000 0000 | 43,48 |
| 94h | SSPSTAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 0000 0000 | 44 |
| 95h | _ | Unimpler | mented | | | | | | | _ | _ |
| 96h | _ | Unimpler | mented | | | | | | | _ | _ |
| 97h | _ | Unimpler | mented | | | | | | | _ | _ |
| 98h | _ | Unimpler | mented | | | | | | | _ | _ |
| 99h | _ | Unimpler | mented | | | | | | | _ | _ |
| 9Ah | _ | Unimpler | mented | | | | | | | _ | _ |
| 9Bh | _ | Unimpler | mented | | | | | | | _ | _ |
| 9Ch | _ | Unimpler | mented | | | | | | | _ | _ |
| 9Dh | _ | Unimpler | mented | | | | | | | _ | _ |
| 9Eh | _ | Unimpler | mented | | | | | | | _ | _ |
| 9Fh | ADCON1 | _ | _ | _ | _ | _ | PCFG2 | PCFG1 | PCFG0 | 000 | 54 |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

^{2:} The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

^{3:} This bit always reads as a '1'.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
|-----------------------|--------|--------------------------|--------------------------------------|---------------|----------------|--------------|------------------|---------------|----------------|-------------------|------------------|
| Bank 2 | | | | | | | | | | | |
| 100h ⁽¹⁾ | INDF | Addressi | ng this locat | tion uses cor | ntents of FSR | to address | data memory | / (not a phys | ical register) | 0000 0000 | 19 |
| 101h | TMR0 | Timer0 M | lodule's Re | gister | | | | | | xxxx xxxx | 27 |
| 102h ⁽¹ | PCL | Program | Counter's (| PC) Least Si | gnificant Byte | е | | | | 0000 0000 | 18 |
| 103h ⁽¹⁾ | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 12 |
| 104h ⁽¹⁾ | FSR | Indirect E | Data Memor | y Address Po | ointer | | | | | xxxx xxxx | 19 |
| 105h | _ | Unimpler | mented | | | | | | | _ | _ |
| 106h | PORTB | PORTB I | Data Latch v | when written: | PORTB pins | s when read | | | | xxxx xxxx | 23 |
| 107h | _ | Unimpler | mented | | | | | | | _ | |
| 108h | _ | Unimpler | mented | | | | | | | _ | _ |
| 109h | _ | Unimpler | nented | | | | | | | _ | _ |
| 10Ah ^(1,2) | PCLATH | _ | _ | _ | Write Buffer | for the uppe | er 5 bits of the | e Program C | ounter | 0 0000 | 18 |
| 10Bh ⁽¹⁾ | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 14 |
| 10Ch | PMDATL | Data Reg | gister Low B | yte | | | | | | xxxx xxxx | 35 |
| 10Dh | PMADRL | Address | Idress Register Low Byte xxxx xxxx 3 | | | | | | | | 35 |
| 10Eh | PMDATH | _ | — — Data Register High Bytexx | | | | | | | xx xxxx | 35 |
| 10Fh | PMADRH | _ | — — Address Register High Bytex xxx | | | | | | | x xxxx | 35 |
| Bank 3 | | | | | | | | | | | |
| 180h ⁽¹⁾ | INDF | Addressi | ng this locat | tion uses cor | tents of FSR | to address | data memory | (not a phys | ical register) | 0000 0000 | 19 |
| 181h | OPTION | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 13 |
| 182h ⁽¹⁾ | PCL | Program | Counter's (| PC) Least S | ignificant Byt | te | | | | 0000 0000 | 18 |
| 183h ⁽¹⁾ | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 12 |
| 184h ⁽¹⁾ | FSR | Indirect D | Data Memor | y Address Po | ointer | | | | | xxxx xxxx | 19 |
| 185h | _ | Unimpler | mented | | | | | | | _ | _ |
| 186h | TRISB | PORTB I | Data Direction | on Register | | | | | | 1111 1111 | 23 |
| 187h | _ | Unimpler | nented | | | | | | | _ | _ |
| 188h | _ | Unimpler | nented | | | | | | | _ | _ |
| 189h | _ | Unimpler | nented | | | | | | | _ | _ |
| 18Ah ^(1,2) | PCLATH | _ | _ | _ | Write Buffer | for the uppe | er 5 bits of the | e Program C | ounter | 0 0000 | 18 |
| 18Bh ⁽¹⁾ | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 14 |
| 18Ch | PMCON1 | (3) | | _ | _ | _ | _ | _ | RD | 10 | 35 |
| 18Dh | _ | Unimpler | mented | | | | | | | _ | _ |
| 18Eh | _ | Reserved, maintain clear | | | | | | 0000 0000 | _ | | |
| 18Fh | _ | Reserve | d, maintain d | clear | | | | | | 0000 0000 | _ |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

3: This bit always reads as a '1'.

^{2:} The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u u1uu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see Section 12.0, Instruction Set Summary.

Note 1: The <u>C</u> and <u>DC</u> bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the <u>SUBLW</u> and <u>SUBWF</u> instructions for examples.

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

| R/W-0 | R/W-0 | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x | |
|-------|-------|-------|-----|-----|-------|-------|-------|---|
| IRP | RP1 | RP0 | TO | PD | Z | DC | С | |
| bit 7 | | | | | | | bit 0 | - |

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h - 1FFh)

0 = Bank 0, 1 (00h - FFh)

bit 6-5 RP<1:0>: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h - 1FFh)

10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes

bit 4 **TO:** Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 **PD:** Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW and SUBWF instructions)(1)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW and SUBWF instructions)(1,2)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note 1: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand.

2: For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

| L | _egend: | | | |
|---|------------------|------------------|----------------------|--------------------|
| F | R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - | n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

2.2.2.2 OPTION Register

The OPTION register is a readable and writable register that contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0, and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2: OPTION REGISTER (ADDRESS 81h, 181h)

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|--------|-------|-------|-------|-------|-------|-------|
| RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 |
| bit 7 | | | | | | | bit 0 |

bit 7 RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKO)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 **PSA:** Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS2:PS0:** Prescaler Rate Select bits

| Bit Value | TMR0 Rate | WDT Rate |
|--|--|---|
| 000 001 010 011 100 101 | 1:2 1:4 1:8 1:16 1:32 1:64 1:128 | 1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 |
| 111 | 1:256 | 1.120 |

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

2.2.2.3 INTCON Register

The INTCON Register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x |
|-------|-------|--------|-------|-------|--------|-------|-------|
| GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF |
| bit 7 | | | | | | | bit 0 |

Note:

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

0 = Disables all interrupts

bit 6 **PEIE:** Peripheral Interrupt Enable bit

1 = Enables all unmasked peripheral interrupts

0 = Disables all peripheral interrupts

bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4 INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

0 = Disables the RB port change interrupt

bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

bit 1 INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

0 = None of the RB7:RB4 pins have changed state

| Legend: | | | | | |
|--------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

2.2.2.4 PIE1 Register

This register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS 8Ch)

| U-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-----|-----|-------|--------|--------|--------|
| _ | ADIE | _ | _ | SSPIE | CCP1IE | TMR2IE | TMR1IE |
| bit 7 | | | | | | | bit 0 |

bit 7 Unimplemented: Read as '0'
bit 6 ADIE: A/D Converter Interrupt Enable bit

1 = Enables the A/D converter interrupt
0 = Disables the A/D converter interrupt
bit 5-4 Unimplemented: Read as '0'
bit 3 SSPIE: Synchronous Serial Port Interrupt Enable bit
1 = Enables the SSP interrupt

0 = Disables the SSP interrupt
 bit 2
 CCP1IE: CCP1 Interrupt Enable bit
 1 = Enables the CCP1 interrupt
 0 = Disables the CCP1 interrupt

bit 1 **TMR2IE:** TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt0 = Disables the TMR1 overflow interrupt

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

2.2.2.5 PIR1 Register

This register contains the individual flag bits for the Peripheral interrupts.

REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT FLAG REGISTER 1 (ADDRESS 0Ch)

| U-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-----|-----|-------|--------|--------|--------|
| _ | ADIF | _ | _ | SSPIF | CCP1IF | TMR2IF | TMR1IF |
| bit 7 | | | | | | | bit 0 |

bit 7 Unimplemented: Read as '0'

bit 6 ADIF: A/D Converter Interrupt Flag bit

1 = An A/D conversion completed

0 = The A/D conversion is not complete

bit 5-4 Unimplemented: Read as '0'

bit 3 SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit

1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the Interrupt Service Routine.

The conditions that will set this bit are a transmission/reception has taken place.

0 = No SSP interrupt condition has occurred

bit 2 CCP1IF: CCP1 Interrupt Flag bit

Capture mode:

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare mode:

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode

bit 1 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

2.2.2.6 PCON Register

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR), a Brown-out Reset, an external MCLR Reset and WDT Reset.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a 'don't care' and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BOREN bit in the Configuration word).

REGISTER 2-6: PCON: POWER CONTROL REGISTER (ADDRESS 8Eh)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-x |
|-------|-----|-----|-----|-----|-----|-------|-------|
| _ | _ | _ | _ | _ | _ | POR | BOR |
| bit 7 | | | | | | | bit 0 |

bit 7-2 Unimplemented: Read as '0'

bit 1 POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown


2.3 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCLATH register.

Figure 2-3 shows the four situations for the loading of the PC.

- Example 1 shows how the PC is loaded on a write to PCL (PCLATH<4:0> → PCH).
- Example 2 shows how the PC is loaded during a GOTO instruction (PCLATH<4:3> → PCH).
- Example 3 shows how the PC is loaded during a CALL instruction (PCLATH<4:3> → PCH), with the PC loaded (PUSH'd) onto the Top-of-Stack.
- Example 4 shows how the PC is loaded during one of the return instructions, where the PC is loaded (POP'd) from the Top-of-Stack.

FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note, "Implementing a Table Read" (AN556).


2.3.2 STACK

The stack allows a combination of up to eight program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Mid-range devices have an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSH'd onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POP'd in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSH'd or POP'd.

After the stack has been PUSH'd eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on). An example of the overwriting of the stack is shown in Figure 2-4.

FIGURE 2-4: STACK MODIFICATION



- **Note 1:** There are no status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

2.4 Program Memory Paging

The CALL and GOTO instructions provide 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper two bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the return instructions (which POPs the address from the stack).


Note: The PIC16F72 device ignores the paging bit PCLATH<4:3>. The use of PCLATH<4:3> as a general purpose read/ write bit is not recommended, since this may affect upward compatibility with future products.

2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.


A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1: INDIRECT ADDRESSING



An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-5.

FIGURE 2-5: DIRECT/INDIRECT ADDRESSING



3.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC™ Mid-Range MCU Reference Manual, (DS33023).

3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register, reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 3-1: INITIALIZING PORTA

| EXAMPLE | 3-1: | INI | HALIZING PORTA |
|---------|--------|-----|------------------------|
| BANKSEL | PORTA | ; | select bank for PORTA |
| CLRF | PORTA | ; | Initialize PORTA by |
| | | ; | clearing output |
| | | ; | data latches |
| BANKSEL | ADCON1 | ; | Select Bank for ADCON1 |
| MOVLW | 0x06 | ; | Configure all pins |
| MOVWF | ADCON1 | ; | as digital inputs |
| MOVLW | 0xCF | ; | Value used to |
| | | ; | initialize data |
| | | ; | direction |
| MOVWF | TRISA | ; | Set RA<3:0> as inputs |
| | | ; | RA<5:4> as outputs |
| | | ; | TRISA<7:6> are always |
| | | ; | read as '0'. |
| 1 | | | |

FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS





FIGURE 3-2: BLOCK DIAGRAM OF RA4/T0CKI PIN



PIC16F72

TABLE 3-1: PORTA FUNCTIONS

| Name | Bit# | Buffer | Function | | | |
|--------------|------------------------|--------|---|--|--|--|
| RA0/AN0 | bit 0 | TTL | Input/output or analog input. | | | |
| RA1/AN1 | A1/AN1 bit 1 TTL | | Input/output or analog input. | | | |
| RA2/AN2 | bit 2 | TTL | Input/output or analog input. | | | |
| RA3/AN3/VREF | RA3/AN3/VREF bit 3 TTL | | Input/output or analog input or VREF. | | | |
| RA4/T0CKI | bit 4 | ST | Input/output or external clock input for Timer0. Output is open drain type. | | | |
| RA5/AN4/SS | 5/AN4/SS bit 5 TTL | | Input/output or analog input or slave select input for synchronous serial port. | | | |

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
|---------|--------|-------|-------|---------|-------------------|----------|---------|---------|-------|----------------------|---------------------------------|
| 05h | PORTA | _ | _ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 0x 0000 | 0u 0000 |
| 85h | TRISA | _ | _ | PORTA I | Data Dire | ction Re | 11 1111 | 11 1111 | | | |
| 9Fh | ADCON1 | _ | _ | _ | PCFG2 PCFG1 PCFG0 | | | | | 000 | 000 |

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note: When using the SSP module in SPI Slave mode and \overline{SS} enabled, the A/D Port Configuration Control bits (PCFG2:PCFG0) in the A/D Control Register (ADCON1) must be set to one of the following configurations: 100, 101, 11x.

3.2 PORTB and the TRISB Register


PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

EXAMPLE 3-2: INITIALIZING PORTB

| BANKSEL | PORTB | ; Select bank for PORTB |
|---------|-------|-------------------------|
| CLRF | PORTB | ; Initialize PORTB by |
| | | ; clearing output |
| | | ; data latches |
| BANKSEL | TRISB | ; Select Bank for TRISB |
| MOVLW | 0xCF | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISB | ; Set RB<3:0> as inputs |
| | | ; RB<5:4> as outputs |
| | | ; RB<7:6> as inputs |
| | | |

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 3-3: BLOCK DIAGRAM OF RB3:RB0 PINS



Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'd together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

This interrupt-on-mismatch feature, together with soft-ware configurable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key depression. Refer to the Embedded Control Handbook, "Implementing Wake-Up on Key Stroke" (AN552).

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION<6>).

FIGURE 3-4: BLOCK DIAGRAM OF RB7:RB4 PINS



Note 1: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RBPU bit (OPTION<7>).

PIC16F72

TABLE 3-3: PORTB FUNCTIONS

| Name | Bit# | Buffer | Function | | | | |
|---------|-------|-----------------------|---|--|--|--|--|
| RB0/INT | bit 0 | TTL/ST ⁽¹⁾ | Input/output pin or external interrupt input. Internal software programmable weak pull-up. | | | | |
| RB1 | bit 1 | TTL | Input/output pin. Internal software programmable weak pull-up. | | | | |
| RB2 | bit 2 | TTL | Input/output pin. Internal software programmable weak pull-up. | | | | |
| RB3 | bit 3 | TTL | Input/output pin. Internal software programmable weak pull-up. | | | | |
| RB4 | bit 4 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. | | | | |
| RB5 | bit 5 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. | | | | |
| RB6 | bit 6 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock. | | | | |
| RB7 | | | put/output pin (with interrupt-on-change). Internal software programmable eak pull-up. Serial programming data. | | | | |

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 3-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
|-----------|--|-------|-------------------------------|-----------------------------|-------|-------|-----------|-----------|-------|----------------------|---------------------------------|
| 06h, 106h | PORTB | RB7 | RB6 | RB6 RB5 RB4 RB3 RB2 RB1 RB0 | | | | | | xxxx xxxx | uuuu uuuu |
| 86h, 186h | TRISB | PORTB | PORTB Data Direction Register | | | | | | | | 1111 1111 |
| 81h, 181h | h, 181h OPTION RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 | | | | | | 1111 1111 | 1111 1111 | | | |

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

3.3 PORTC and the TRISC Register

PORTC is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).


PORTC is multiplexed with several peripheral functions (Table 3-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

EXAMPLE 3-3: INITIALIZING PORTC

| | _ 0 0. | manna contro |
|------------------|----------------|--|
| BANKSEL CLRF | PORTC PORTC | ; Select Bank for PORTC ; Initialize PORTC by ; clearing output : data latches |
| BANKSEL MOVLW | TRISC 0xCF | ; Select Bank for TRISC ; Value used to ; initialize data : direction |
| MOVWF | TRISC | ; Set RC<3:0> as inputs ; RC<5:4> as outputs ; RC<7:6> as inputs |

FIGURE 3-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



PIC16F72

TABLE 3-5: PORTC FUNCTIONS

| Name | Bit# | Buffer Type | Function |
|-----------------|-------|-------------|---|
| RC0/T1OSO/T1CKI | bit 0 | ST | Input/output port pin or Timer1 oscillator output/Timer1 clock input. |
| RC1/T1OSI | bit 1 | ST | Input/output port pin or Timer1 oscillator input. |
| RC2/CCP1 | bit 2 | ST | Input/output port pin or Capture1 input/Compare1 output/PWM1 output. |
| RC3/SCK/SCL | bit 3 | ST | RC3 can also be the synchronous serial clock for both SPI and I ² C modes. |
| RC4/SDI/SDA | bit 4 | ST | RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode). |
| RC5/SDO | bit 5 | ST | Input/output port pin or Synchronous Serial Port data output. |
| RC6 | bit 6 | ST | Input/output port pin. |
| RC7 | bit 7 | ST | Input/output port pin. |

Legend: ST = Schmitt Trigger input

TABLE 3-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
|---------|-------|-------|-------------------------------|-------|-------|-------|-------|-------|-------|----------------------|---------------------------|
| 07h | PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx xxxx | uuuu uuuu |
| 87h | TRISC | PORTC | PORTC Data Direction Register | | | | | | | | 1111 1111 |

Legend: x = unknown, u = unchanged

4.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- · 8-bit timer/counter
- · Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 4-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Additional information on the Timer0 module is available in the PIC™ Mid-Range MCU Family Reference Manual (DS33023).

4.1 Timer0 Operation

Timer mode is selected by clearing bit T0CS (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit TOCS (OPTION<5>). In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/TOCKI. The incrementing edge is determined by the Timer0 Source Edge Select bit TOSE (OPTION<4>). Clearing bit TOSE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 4.3.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. Section 4.4 details the operation of the prescaler.

4.2 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine, before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

FIGURE 4-1: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



4.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

4.4 Prescaler

There is only one prescaler available, which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the

Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa. This prescaler is not readable or writable (see Figure 4-1).

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Writing to TMR0 when the prescaler is assigned to Timer0, will clear the prescaler count but will not change the prescaler assignment.

TABLE 4-1: REGISTERS ASSOCIATED WITH TIMER0

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
|-----------------------|--------|--------|----------|----------|-------|-------|--------|-------|-------|-------------------|---------------------------------|
| 01h,101h | TMR0 | Timer0 | Module F | Register | | | | | | xxxx xxxx | uuuu uuuu |
| 0Bh,8Bh, 10Bh,18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 0000 000u |
| 81h,181h | OPTION | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

5.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- · Interrupt on overflow from FFFFh to 0000h
- · RESET from CCP module trigger

Timer1 has a control register, shown in Register 5-1. Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Figure 5-2 is a simplified block diagram of the Timer1 module.

Additional information on timer modules is available in the PIC^{TM} Mid-Range MCU Reference Manual, (DS33023).

5.1 Timer1 Operation

Timer1 can operate in one of these modes:

- As a timer
- · As a synchronous counter
- As an asynchronous counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 8.0).

REGISTER 5-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|---------|---------|---------|--------|--------|--------|
| _ | _ | T1CKPS1 | T1CKPS0 | T10SCEN | T1SYNC | TMR1CS | TMR10N |
| hit 7 | | | | | | | hit 0 |

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value 10 = 1:4 Prescale value

01 = 1:2 Prescale value

00 = 1:1 Prescale value

bit 3 T10SCEN: Timer1 Oscillator Enable Control bit

1 = Oscillator is enabled

0 = Oscillator is shut-off (The oscillator inverter is turned off to eliminate power drain.)

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit

TMR1CS = 1:

1 = Do not synchronize external clock input

0 = Synchronize external clock input

TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = '0'.

bit 1 TMR1CS: Timer1 Clock Source Select bit

1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)

0 = Internal clock (Fosc/4)

bit 0 TMR1ON: Timer1 On bit

1 = Enables Timer10 = Stops Timer1

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

5.2 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is Fosc/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect, since the internal clock is always in sync.

5.3 Timer1 Counter Operation

Timer1 may operate in Asynchronous or Synchronous mode, depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

5.4 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI when bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.

FIGURE 5-1: TIMER1 INCREMENTING EDGE





FIGURE 5-2: TIMER1 BLOCK DIAGRAM



5.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow, that will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 5.5.1).

In Asynchronous Counter mode, Timer1 cannot be used as a time base for capture or compare operations.

5.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register. Data in the Timer1 register (TMR1) may become corrupted. Corruption occurs when the timer enable is turned off at the same instant that a ripple carry occurs in the timer module.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PIC™ Mid-Range MCU Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

5.6 Timer1 Oscillator

A crystal oscillator circuit is built between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 5-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 5-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

| Osc Type | Freq | C1 | C2 |
|----------|---------|-------|-------|
| LP | 32 kHz | 33 pF | 33 pF |
| | 100 kHz | 15 pF | 15 pF |
| | 200 kHz | 15 pF | 15 pF |

These values are for design guidance only.

- **Note 1:** Higher capacitance increases the stability of oscillator, but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

5.7 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/ clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

5.8 Resetting Timer1 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" signal (CCP1M3:CCP1M0 = 1011), the signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note: The special event triggers from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

5.9 Resetting Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR, or any other RESET, except by the CCP1 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other RESETS, the register is unaffected.

5.10 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 5-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | | | e on other EETS |
|-----------------------|--------|---------|--|---------------|---------------|---------------|-------------|-----------|--------|----------------------|------|------|-----------------------|
| 0Bh,8Bh, 10Bh,18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 | 000x | 0000 | 000u |
| 0Ch | PIR1 | _ | ADIF | _ | _ | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 | 0000 | 0000 | 0000 |
| 8Ch | PIE1 | _ | ADIE | _ | _ | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 | 0000 | 0000 | 0000 |
| 0Eh | TMR1L | Holding | registe | r for the Lea | ast Significa | nt Byte of th | e 16-bit TI | MR1 Regis | ter | xxxx | xxxx | uuuu | uuuu |
| 0Fh | TMR1H | Holding | Holding register for the Most Significant Byte of the 16-bit TMR1 Register | | | | | | | | | uuuu | uuuu |
| 10h | T1CON | _ | _ | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 00 | 0000 | uu | uuuu |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

6.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register, shown in Register 6-1. Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 6-1 is a simplified block diagram of the Timer2 module.

Additional information on timer modules is available in the PIC^{TM} Mid-Range MCU Reference Manual, (DS33023).

6.1 Timer2 Operation

Timer2 can be used as the PWM time-base for PWM mode of the CCP module.

The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

6.2 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:

- · A write to the TMR2 register
- · A write to the T2CON register
- Any device RESET (Power-on Reset, MCLR, WDT Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.


6.3 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

6.4 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module, which optionally uses it to generate a shift clock.

FIGURE 6-1: TIMER2 BLOCK DIAGRAM



Note 1: TMR2 register output can be software selected by the SSP module as a baud clock.

REGISTER 6-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|---------|---------|---------|---------|--------|---------|---------|
| _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| bit 7 | | | | | | | bit 0 |

bit 7 Unimplemented: Read as '0'

bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale 0010 = 1:3 Postscale

•

•

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on 0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 =Prescaler is 1 01 =Prescaler is 4 1x =Prescaler is 16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'- n = Value at POR '1' = Bit is set '0' = Bit is cleared <math>x = Bit is unknown

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | | Valu all c RES | ther |
|------------------------|--------|-------|-------------|---------|---------|---------|--------|---------|---------|----------------------|------|----------------------|------|
| 0Bh,8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 | 000x | 0000 | 000u |
| 0Ch | PIR1 | 1 | ADIF | | 1 | SSPIF | CCP1IF | TMR2IF | TMR1IF | -0 | 0000 | 0000 | 0000 |
| 8Ch | PIE1 | _ | ADIE | - | _ | SSPIE | CCP1IE | TMR2IE | TMR1IE | -0 | 0000 | 0000 | 0000 |
| 11h | TMR2 | Timer | 2 Module R | egister | | | | | | 0000 | 0000 | 0000 | 0000 |
| 12h | T2CON | | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 | 0000 | -000 | 0000 |
| 92h | PR2 | Timer | 2 Period Re | | 1111 | 1111 | 1111 | 1111 | | | | | |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

7.0 READING PROGRAM MEMORY

The FLASH Program Memory is readable during normal operation over the entire VDD range. It is indirectly addressed through Special Function Registers (SFR). Up to 14-bit wide numbers can be stored in memory for use as calibration parameters, serial numbers, packed 7-bit ASCII, etc. Executing a program memory location containing data that forms an invalid instruction results in a NOP.

There are five SFRs used to read the program and memory:

- PMCON1
- PMDATL
- PMDATH
- PMADRL
- PMADRH

The program memory allows word reads. Program memory access allows for checksum calculation and reading calibration tables.

When interfacing to the program memory block, the PMDATH:PMDATL registers form a two-byte word, which holds the 14-bit data for reads. The PMADRH:PMADRL registers form a two-byte word, which holds the 13-bit address of the FLASH location being accessed. This device has up to 2K words of program FLASH, with an address range from 0h to 07FFh. The unused upper bits PMDATH<7:6> and PMADRH<7:5> are not implemented and read as zeros.

7.1 PMADR

The address registers can address up to a maximum of 8K words of program FLASH.

When selecting a program address value, the MSByte of the address is written to the PMADRH register and the LSByte is written to the PMADRL register. The upper MSbits of PMADRH must always be clear.

7.2 PMCON1 Register

PMCON1 is the control register for memory accesses.

The control bit RD initiates read operations. This bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the read operation.

REGISTER 7-1: PMCON1: PROGRAM MEMORY CONTROL REGISTER 1 (ADDRESS 18Ch)

| R-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/S-0 |
|----------|-----|-----|-----|-----|-----|-----|-------|
| reserved | _ | _ | _ | _ | _ | _ | RD |
| bit 7 | • | • | | | • | | bit 0 |

bit 7 Reserved: Read as '1'

bit 6-1 **Unimplemented:** Read as '0'

bit 0 RD: Read Control bit

1 = Initiates a FLASH read, RD is cleared in hardware. The RD bit can only be set (not cleared)

in software.

0 = Does not initiate a FLASH read

Legend:

W = Writable bit U = Unimplemented bit, read as '0'

R = Readable bit S = Settable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

7.3 Reading the FLASH Program Memory

To read a program memory location, the user must write two bytes of the address to the PMADRL and PMADRH registers and then set control bit, RD (PMCON1<0>). Once the read control bit is set, the program memory FLASH controller will use the second instruction cycle after to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available in the very next cycle in the PMDATL and PMDATH registers; therefore, it can be read as two bytes in the following instructions. PMDATL and PMDATH registers will hold this value until another read, or until it is written to by the user (during a write operation).

7.4 Operation During Code Protect

The FLASH program memory control can read anywhere within the program memory, whether or not the program memory is code protected.

This does not compromise the code, because there is no way to rewrite a portion of the program memory, or leave contents of a program memory read in a register while changing modes.

EXAMPLE 7-1: FLASH PROGRAM READ

```
BANKSEL PMADRH
                         ; Select Bank for PMADRH
        MS PROG EE ADDR
MOVIW
MOVWF
        PMADRH
                         ; MS Byte of Program Address to read
MOVLW
        LS_PROG_EE_ADDR ;
MOVWF
        PMADRL
                         ; LS Byte of Program Address to read
BANKSEL PMCON1
                         ; Select Bank for PMCON1
BSF
        PMCON1, RD
                         ; EE Read
NOP
                         ; Any instructions here are ignored as program
NOP
                         ; memory is read in second cycle after BSF PMCON1,RD
                         ; First instruction after BSF PMCON1, RD executes normally
BANKSEL PMDATL
                         ; Select Bank for PMDATL
                         ; W = LS Byte of Program PMDATL
MOVF
        PMDATL, W
MOVF
        PMDATH, W
                         ; W = MS Byte of Program PMDATL
```

TABLE 7-1: REGISTERS ASSOCIATED WITH PROGRAM FLASH

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
|---------|--------|---------|-----------|----------|-----------|---------|-------|-----------|-----------|-------------------|---------------------------|
| 10Dh | PMADRL | Address | Registe | r Low By | rte | | | xxxx xxxx | uuuu uuuu | | |
| 10Fh | PMADRH | _ | _ | _ | Address | Registe | | xxxx xxxx | uuuu uuuu | | |
| 10Ch | PMDATL | Data Re | gister Lo | w Byte | | | | xxxx xxxx | uuuu uuuu | | |
| 10Eh | PMDATH | _ | _ | Data Re | gister Hi | gh Byte | | xxxx xxxx | uuuu uuuu | | |
| 18Ch | PMCON1 | (1) | _ | _ | _ | _ | RD | 10 | 10 | | |

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'.

Shaded cells are not used during FLASH access.

Note 1: This bit always reads as a '1'.

8.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The CCP (Capture/Compare/PWM) module contains a 16-bit register that can operate as a:

- 16-bit capture register
- 16-bit compare register
- PWM master/slave duty cycle register.

Table 8-1 shows the timer resources of the CCP Module modes.

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

Additional information on the CCP module is available in the PIC™ Mid-Range MCU Reference Manual, (DS33023).

TABLE 8-1: CCP MODE - TIMER RESOURCE

| CCP Mode | Timer Resource |
|----------|----------------|
| Capture | Timer1 |
| Compare | Timer1 |
| PWM | Timer2 |

REGISTER 8-1: CCPCON1: CAPTURE/COMPARE/PWM CONTROL REGISTER 1 (ADDRESS 17h)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|--------|--------|--------|--------|
| _ | _ | CCPxX | CCPxY | CCPxM3 | CCPxM2 | CCPxM1 | CCPxM0 |
| bit 7 | | | | | | | bit 0 |

bit 7-6 Unimplemented: Read as '0'

bit 5-4 CCPxX:CCPxY: PWM Least Significant bits

Capture mode:

Unused

Compare mode:

Unused

PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.

bit 3-0 CCPxM3:CCPxM0: CCPx Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCPx module)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCPxIF bit is set)

1001 = Compare mode, clear output on match (CCPxIF bit is set)

1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set,

CCPx pin is unaffected)

1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected);

CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)

11xx = PWM mode

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

8.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

8.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note: If the RC2/CCP1 is configured as an output, a write to the port can cause a capture condition.

FIGURE 8-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



8.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

8.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF, following any such change in Operating mode.

8.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 8-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 8-1: CHANGING BETWEEN CAPTURE PRESCALERS

```
CLRF CCP1CON ; Turn CCP module off

MOVLW NEW_CAPT_PS ; Load the W reg with
 ; the new prescaler
 ; mode value and CCP ON

MOVWF CCP1CON ; Load CCP1CON with
 ; this value
```

8.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- · Driven High
- Driven Low
- · Remains Unchanged

Special event trigger will:

Output Enable

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

The output may become inverted when the mode of the module is changed from Compare/Clear on Match (CCPxM<3:0> = '1001') to Compare/Set on Match (CCPxM<3:0> = '1000'). This may occur as a result of any operation that selectively clears bit CCPxM0, such as a BCF instruction.

When this condition occurs, the output becomes inverted when the instruction is executed. It will remain inverted for all following Compare operations, until the module is reset.

DIAGRAM

FIGURE 8-2: COMPARE MODE OPERATION BLOCK

RESET Timer1, but not set interrupt flag bit TMR1IF
(PIR1<0>)
 Set bit GO/DONE (ADCON0<2>) bit, which starts an A/D conversion

Special Event Trigger

Set Flag bit CCP1IF
(PIR1<2>)

CCPR1H CCPR1L

Comparator

Comparator

CCP1CON<3:0> Mode Select TMR1H

TMR1L

8.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the data latch.

8.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

8.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

8.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated that may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCP1 resets the TMR1 register pair, and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

TABLE 8-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | | Value on all other RESETS | |
|----------------------|---------|---------|---|-----------|--------|-------|--------|--------|--------|----------------------|------|---------------------------------|------|
| 0Bh,8Bh 10Bh,18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 | 000x | 0000 | 000u |
| 0Ch | PIR1 | _ | ADIF | _ | _ | SSPIF | CCP1IF | TMR2IF | TMR1IF | -0 | 0000 | 0000 | 0000 |
| 8Ch | PIE1 | _ | ADIE | _ | -0 | 0000 | 0000 | 0000 | | | | | |
| 87h | TRISC | PORTO | Data D | 1111 | 1111 | 1111 | 1111 | | | | | | |
| 0Eh | TMR1L | Holding | lolding Register for the Least Significant Byte of the 16-bit TMR1 Register | | | | | | | | | uuuu | uuuu |
| 0Fh | TMR1H | Holding | Holding Register for the Most Significant Byte of the 16-bit TMR1 Register | | | | | | | | | uuuu | uuuu |
| 10h | T1CON | _ | - T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON | | | | | | | | | uu | uuuu |
| 15h | CCPR1L | Capture | Capture/Compare/PWM Register1 (LSB) | | | | | | | | | uuuu | uuuu |
| 16h | CCPR1H | Capture | e/Compa | are/PWM R | | xxxx | xxxx | uuuu | uuuu | | | | |
| 17h | CCP1CON | _ | _ | CCP1X | CCP1M0 | 00 | 0000 | 00 | 0000 | | | | |

 $\label{eq:continuous} \textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \textbf{u} = \textbf{unchanged}, \textbf{-} = \textbf{unimplemented}, \textbf{read as '0'}. \textbf{Shaded cells are not used by Capture and Timer1}.$

8.3 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.

Figure 8-3 shows a simplified block diagram of the CCP module in PWM mode.

For a step by step procedure on how to set up the CCP module for PWM operation, see Section 8.3.3.


FIGURE 8-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 8-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

or 2 bits of the prescaler to create 10-bit time-base.

FIGURE 8-4: PWM OUTPUT



8.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the formula in Equation 8-1.

EQUATION 8-1: PWM PERIOD

PWM period = [(PR2) + 1] • 4 • Tosc • (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 6.0) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

8.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. Equation 8-2 is used to calculate the PWM duty cycle in time.

EQUATION 8-2: PWM DUTY CYCLE

PWM duty cycle = (CCPR1L:CCP1CON<5:4>) •
Tosc • (TMR2 prescale value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency is calculated using Equation 8-3.

EQUATION 8-3: PWM MAX RESOLUTION

PWM Maximum Resolution =
$$\frac{\log{(\frac{Fosc}{Fpwm})}}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

For a sample PWM period and duty cycle calculation, see the PIC[™] Mid-Range MCU Reference Manual (DS33023).

8.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 8-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

| PWM Frequency | 1.22 kHz | 4.88 kHz | 19.53 kHz | 78.12 kHz | 156.3 kHz | 208.3 kHz |
|----------------------------|----------|----------|-----------|-----------|-----------|-----------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | 0xFF | 0xFF | 0xFF | 0x3F | 0x1F | 0x17 |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 5.5 |

TABLE 8-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

| | | | | | | - 1 | | | | Valu | e on | | e on |
|----------------------|---------|--------|-------------|-----------|--------|------------|-------|-------|-------|----------|------|---------------------|------|
| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | POR, BOR | | all other RESETS | |
| 0Bh,8Bh 10Bh,18Bh | INTCON | GIE | PEIE | RBIF | 0000 | 000x | 0000 | 000u | | | | | |
| 0Ch | PIR1 | _ | ADIF | _ | TMR1IF | -0 | 0000 | 0000 | 0000 | | | | |
| 8Ch | PIE1 | _ | ADIE | TMR1IE | -0 | 0000 | 0000 | 0000 | | | | | |
| 87h | TRISC | PORT | C Data Dire | | 1111 | 1111 | 1111 | 1111 | | | | | |
| 11h | TMR2 | Timer2 | Module Re | | 0000 | 0000 | 0000 | 0000 | | | | | |
| 92h | PR2 | Timer2 | Module Pe | | 1111 | 1111 | 1111 | 1111 | | | | | |
| 12h | T2CON | _ | TOUTPS3 | T2CKPS0 | -000 | 0000 | -000 | 0000 | | | | | |
| 15h | CCPR1L | Captur | e/Compare/ | | xxxx | xxxx | uuuu | uuuu | | | | | |
| 16h | CCPR1H | Captur | e/Compare/ | PWM Regis | | xxxx | xxxx | uuuu | uuuu | | | | |
| 17h | CCP1CON | _ | _ | CCP1M0 | 00 | 0000 | 00 | 0000 | | | | | |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

9.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

9.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

An overview of I²C operations and additional information on the SSP module can be found in the PIC[™] Mid-Range MCU Family Reference Manual (DS33023).

Refer to Application Note AN578, "Use of the SSP Module in the I²C Multi-Master Environment."

9.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module.

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

Serial Data Out (SDO) RC5/SDO
 Serial Data In (SDI) RC4/SDI/SDA
 Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS)
 RA5/AN4/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (IDLE state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

bit 7

REGISTER 9-1: SSPSTAT: SYNCHRONOUS SERIAL PORT STATUS REGISTER (ADDRESS 94h)

| ĺ | SMP | CKE | D/A | Р | S | R/W | UA | BF |
|---|-----|-----|-----|---|---|-----|----|----|
| | SMP | CKE | D/A | P | S | R/W | UA | B⊦ |

bit 7 bit 0

SMP: SPI Data Input Sample Phase bits

SPI Master mode:

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time (Microwire[®])

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode

I²C mode:

This bit must be maintained clear

bit 6 CKE: SPI Clock Edge Select bits (Figure 9-2, Figure 9-3, and Figure 9-4)

SPI mode, CKP = 0:

- 1 = Data transmitted on rising edge of SCK (Microwire alternate)
- 0 = Data transmitted on falling edge of SCK

SPI mode, CKP = 1:

- 1 = Data transmitted on falling edge of SCK (Microwire default)
- 0 = Data transmitted on rising edge of SCK

I²C mode:

This bit must be maintained clear

- bit 5 **D/A**: Data/Address bit (I²C mode only)
 - 1 = Indicates that the last byte received or transmitted was data
 - 0 = Indicates that the last byte received or transmitted was address
- bit 4 **P:** STOP bit (I²C mode only) This bit is cleared when the SSP module is disabled, or when the START bit is detected last. SSPEN is cleared.
 - 1 = Indicates that a STOP bit has been detected last (this bit is '0' on RESET)
 - 0 = STOP bit was not detected last
- bit 3 **S:** START bit (I²C mode only) This bit is cleared when the SSP module is disabled, or when the STOP bit is detected last. SSPEN is cleared.
 - 1 = Indicates that a START bit has been detected last (this bit is '0' on RESET)
 - 0 = START bit was not detected last
- bit 2 **R/W:** Read/Write Information bit (I²C mode only) This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next START bit, STOP bit, or ACK bit.
 - 1 = Read
 - 0 = Write
- bit 1 **UA:** Update Address bit (10-bit I²C mode only)
 - 1 = Indicates that the user needs to update the address in the SSPADD register
 - 0 = Address does not need to be updated
- bit 0 **BF:** Buffer Full Status bit

Receive (SPI and I²C modes):

- 1 = Receive complete, SSPBUF is full
- 0 = Receive not complete, SSPBUF is empty

Transmit (I²C mode only):

- 1 = Transmit in progress, SSPBUF is full
- 0 = Transmit complete, SSPBUF is empty

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared X = Bit is unknown

REGISTER 9-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |

bit 7 bit 0

bit 7 WCOL: Write Collision Detect bit

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

bit 6 SSPOV: Receive Overflow Indicator bit

In SPI mode:

- 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.
- 0 = No overflow

In I²C mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode. SSPOV must be cleared in software in either mode.
- 0 = No overflow
- bit 5 SSPEN: Synchronous Serial Port Enable bit

In SPI mode:

- 1 = Enables serial port and configures SCK, SDO, and SDI as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In I²C mode:

- 1 = Enables the serial port and configures the SDA and SCL pins as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In both modes, when enabled, these pins must be properly configured as input or output.

bit 4 **CKP:** Clock Polarity Select bit

In SPI mode:

- 1 = IDLE state for clock is a high level (Microwire® default)
- 0 = IDLE state for clock is a low level (Microwire alternate)


In I²C mode:

SCK release control

- 1 = Enable clock
- 0 = Holds clock low (clock stretch used to ensure data setup time)
- bit 3-0 SSPM<3:0>: Synchronous Serial Port Mode Select bits
 - 0000 = SPI Master mode, clock = Fosc/4
 - 0001 = SPI Master mode, clock = Fosc/16
 - 0010 = SPI Master mode, clock = Fosc/64
 - 0011 = SPI Master mode, clock = TMR2 output/2
 - 0100 = SPI Slave mode, clock = SCK pin. \overline{SS} pin control enabled.
 - 0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin.
 - $0110 = I^2C$ Slave mode, 7-bit address
 - $0111 = I^2C$ Slave mode, 10-bit address
 - $1011 = I^2C$ firmware controlled Master mode (Slave IDLE)
 - 1110 = I²C Slave mode. 7-bit address with START and STOP bit interrupts enabled
 - $1111 = I^2C$ Slave mode, 10-bit address with START and STOP bit interrupts enabled

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

FIGURE 9-1: SSP BLOCK DIAGRAM (SPI MODE)



To enable the serial port, SSP enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set and ADCON must be configured such that RA5 is a digital I/O

Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.

2: If the SPI is used in Slave mode with CKE = '1', then the SS pin control must be enabled.

TABLE 9-1: REGISTERS ASSOCIATED WITH SPI OPERATION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value POR, | | Valu all o RES | ther |
|----------------------|---------|---------|-----------|-------------|------------|------------|-------|-------|-------|---------------|------|----------------------|------|
| 0Bh,8Bh 10Bh,18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | 0000 | 000x | 0000 | 000u | | | | |
| 0Ch | PIR1 | _ | ADIF | _ | _ | -0 | 0000 | 0000 | 0000 | | | | |
| 8Ch | PIE1 | _ | ADIE | _ | _ | -0 | 0000 | 0000 | 0000 | | | | |
| 87h | TRISC | PORTC | Data Dire | ction Regis | ster | | 1111 | 1111 | 1111 | 1111 | | | |
| 13h | SSPBUF | Synchro | nous Seri | al Port Red | ceive Buff | fer/Transn | xxxx | xxxx | uuuu | uuuu | | | |
| 14h | SSPCON | WCOL | SSPOV | SSPEN | CKP | SSPM3 | 0000 | 0000 | 0000 | 0000 | | | |
| 85h | TRISA | _ | _ | PORTA D | ata Direc | tion Regis | | 11 | 1111 | 11 | 1111 | | |
| 94h | SSPSTAT | _ | _ | D/A | Р | S | BF | 00 | 0000 | 00 | 0000 | | |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.






FIGURE 9-3: SPI MODE TIMING (SLAVE MODE WITH CKE = 0)





FIGURE 9-4: SPI MODE TIMING (SLAVE MODE WITH CKE = 1)




9.3 SSP I²C Mode Operation

The SSP module in I²C mode fully implements all slave functions, except general call support and provides interrupts on START and STOP bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the Standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

FIGURE 9-5: SSP BLOCK DIAGRAM (I²C MODE)



The SSP module has five registers for I²C operation:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I²C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I²C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with START and STOP bit interrupts enabled
- I²C Slave mode (10-bit address), with START and STOP bit interrupts enabled
- I²C Firmware controlled Master operation, Slave is IDLE

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

Additional information on SSP I²C operation may be found in the PIC[™] Mid-Range MCU Reference Manual (DS33023).

9.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

Either or both of the following conditions will cause the SSP module not to give this ACK pulse.

- The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 9-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the SSP module are shown in timing parameter #100 and parameter #101.

9.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated, if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave device. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- Receive first (high) byte of address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive second (low) byte of address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA.
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated START condition.
- Receive first (high) byte of address (bits SSPIF and BF are set).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

9.3.1.2 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then a no Acknowledge (ACK) pulse is given. An overflow condition is indicated if either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

9.3.1.3 Transmission

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master device must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master device by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 9-7).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave device, the slave logic is reset (resets SSPSTAT register) and the slave device then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, pin RC3/SCK/SCL should be enabled by setting bit CKP.

TABLE 9-2: DATA TRANSFER RECEIVED BYTE ACTIONS

| Status Bits as Data Transfer is Received | | | | Set bit SSPIF |
|---|-------|--------------------|--------------------|-----------------------------------|
| BF | SSPOV | $SSPSR \to SSPBUF$ | Generate ACK Pulse | (SSP Interrupt occurs if enabled) |
| 0 | 0 | Yes | Yes | Yes |
| 1 | 0 | No | No | Yes |
| 1 | 1 | No | No | Yes |
| 0 | 1 | No | No | Yes |

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

FIGURE 9-6: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)





FIGURE 9-7: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



9.3.2 MASTER MODE OPERATION

Master mode operation is supported in firmware using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle, based on the START and STOP conditions. Control of the I²C bus may be taken when the P bit is set, or the bus is IDLE and both the S and P bits are clear.

In Master mode operation, the SCL and SDA lines are manipulated in firmware by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So, when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- · Data transfer byte transmitted/received

Master mode operation can be done with either the Slave mode IDLE (SSPM3:SSPM0 = 1011), or with the Slave mode active. When both Master mode operation and Slave modes are used, the software needs to differentiate the source(s) of the interrupt.

For more information on Master mode operation, see AN554 - Software Implementation of f^2C Bus Master.

9.3.3 MULTI-MASTER MODE OPERATION

In Multi-Master mode operation, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle, based on the START and STOP conditions. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is IDLE and both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master mode operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the Slave device continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

For more information on Multi-Master mode operation, see AN578 - Use of the SSP Module in the l^2C Multi-Master Environment.

TABLE 9-3: REGISTERS ASSOCIATED WITH I²C OPERATION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
|------------------------|-------------------------------------|--------------------|--------------------|----------------------------|------------|-----------|----------|--------|--------|----------------------|---------------------------|
| 0Bh, 8Bh, 10Bh,18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | _ | ADIF | _ | _ | SSPIF | CCP1IF | TMR2IF | TMR1IF | -0 0000 | 0000 0000 |
| 8Ch | PIE1 | _ | ADIE | _ | _ | SSPIE | CCP1IE | TMR2IE | TMR1IE | -0 0000 | 0000 0000 |
| 13h | SSPBUF | Synchron | ous Seria | l Port Recei | ive Buffer | /Transmit | Register | | | xxxx xxxx | uuuu uuuu |
| 93h | SSPADD | Synchron | ous Seria | l Port (l ² C n | node) Add | dress Re | gister | | | 0000 0000 | 0000 0000 |
| 14h | SSPCON | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 0000 0000 |
| 94h | SSPSTAT | SMP ⁽¹⁾ | CKE ⁽¹⁾ | D/Ā | Р | S | R/W | UA | BF | 0000 0000 | 0000 0000 |
| 87h | TRISC PORTC Data Direction Register | | | | | | | | | 1111 1111 | 1111 1111 |

 $\mbox{Legend:} \quad \mbox{$x = $unknown, $u = $unchanged, $- = $unimplemented locations read as '0'.} \\ Shaded cells are not used by SSP module in SPI mode.}$

Note 1: Maintain these bits clear in 1²C mode.

PIC16F72

NOTES:

10.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has five inputs for the PIC16F72.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The A/D module has three registers:

A/D Result Register ADRES
 A/D Control Register 0 ADCON0
 A/D Control Register 1 ADCON1

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

The ADCON0 register, shown in Register 10-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 10-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or a digital I/O.

For more information on use of the A/D Converter, see *AN546 - Use of A/D Converter*, or refer to the PIC[™] Mid-Range MCU Family Reference Manual (DS33023).

REGISTER 10-1: ADCON0: A/D CONTROL REGISTER 0 (ADDRESS 1Fh)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 |
|-------|-------|-------|-------|-------|---------|-----|-------|
| ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/DONE | _ | ADON |
| bit 7 | | | | | | | bit 0 |

on 7

bit 7-6 ADCS<1:0>: A/D Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = FRC (clock derived from the internal A/D module RC oscillator)

bit 5-3 CHS<2:0>: Analog Channel Select bits

000 = Channel 0, (RA0/AN0)

001 = Channel 1, (RA1/AN1)

010 = Channel 2, (RA2/AN2)

011 = Channel 3, (RA3/AN3)

100 = Channel 4, (RA5/AN4)

bit 2 GO/DONE: A/D Conversion Status bit

If ADON = 1:

1 = A/D conversion in progress (setting this bit starts the A/D conversion)

0 = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete)

bit 1 **Unimplemented:** Read as '0'

bit 0 ADON: A/D On bit

1 = A/D converter module is operating

0 = A/D converter module is shut-off and consumes no operating current

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 10-2: ADCON1: A/D CONTROL REGISTER 1 (ADDRESS 9Fh)

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-----|-----|-----|-------|-------|-------|
| _ | _ | _ | _ | _ | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

bit 7-3 **Unimplemented:** Read as '0'

bit 2-0 **PCFG<2:0>:** A/D Port Configuration Control bits

| PCFG2:PCFG0 | RA0 | RA1 | RA2 | RA5 | RA3 | V REF |
|-------------|-----|-----|-----|-----|------|--------------|
| 000 | Α | Α | Α | Α | Α | VDD |
| 001 | Α | Α | Α | Α | VREF | RA3 |
| 010 | Α | Α | Α | Α | Α | Vdd |
| 011 | Α | Α | Α | Α | VREF | RA3 |
| 100 | Α | Α | D | D | Α | VDD |
| 101 | Α | Α | D | D | VREF | RA3 |
| 11x | D | D | D | D | D | VDD |

A = Analog input

D = Digital I/O

| Legend: | | |
|--------------------|------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| - n - Value at POR | '1' - Rit is set | '0' - Rit is cleared x - Rit is unknown |

The ADRES register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 10-1.

The value in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 10.1. After this acquisition time has elapsed, the A/D conversion can be started.

The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins/voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - · Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - · Waiting for the A/D interrupt
- Read A/D Result register (ADRES), clear bit ADIF if required.
- For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

FIGURE 10-1: A/D BLOCK DIAGRAM





FIGURE 10-2: ANALOG INPUT MODEL



10.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 10-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current).

The maximum recommended impedance for analog sources is 10 k Ω . After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, TACQ, see the PICTM Mid-Range MCU Reference Manual, (DS33023). In general, however, given a max of 10 k Ω and at a temperature of 100°C, TACQ will be no more than 16 μ s.

10.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.0 TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The four possible options for TAD are:

- 2 Tosc
- 8 Tosc
- 32 Tosc
- Internal RC oscillator (2 6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time as small as possible, but no less than 1.6 μs and not greater than 6.4 μs .

Table 10-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

10.3 Configuring Analog Port Pins

The ADCON1, and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<2:0> bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins), may cause the input buffer to consume current out of the device specification.

10.4 A/D Conversions

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2 TAD wait is required before the next acquisition is started. After this 2 TAD wait, an acquisition is automatically started on the selected channel. The GO/DONE bit can then be set to start the conversion.

| TABLE 10-1: | TAD vs. MAXIMUM DEVICE OPERATING FREQUENCIES (| (STANDARD DEVICES (| C)) |
|-------------|--|---------------------|-----|
| | | | |

| AD Clock | Maximum Device Frequency | |
|----------------------|--------------------------|----------|
| Operation | ADCS<1:0> | Max. |
| 2 Tosc | 0.0 | 1.25 MHz |
| 8 Tosc | 01 | 5 MHz |
| 32 Tosc | 10 | 20 MHz |
| RC ^(1, 2) | 11 | (Note 1) |

Note 1: The RC source has a typical TAD time of 4 μ s, but can vary between 2-6 μ s.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.

10.5 A/D Operation During SLEEP

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

10.6 Effects of a RESET

A device RESET forces all registers to their RESET state. The A/D module is disabled and any conversion in progress is aborted. All A/D input pins are configured as analog inputs.

The ADRES register will contain unknown data after a Power-on Reset.

10.7 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP1 module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

TABLE 10-2: REGISTERS/BITS ASSOCIATED WITH A/D

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
|----------------------|--------|---------|------------|---------|-------------------------------|-------|---------|--------|--------|----------------------|---------------------------------|
| 0Bh,8Bh 10Bh,18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | _ | ADIF | _ | _ | SSPIF | CCP1IF | TMR2IF | TMR1IF | -0 0000 | -0 0000 |
| 8Ch | PIE1 | _ | ADIE | _ | _ | SSPIE | CCP1IE | TMR2IE | TMR1IE | -0 0000 | -0 0000 |
| 1Eh | ADRES | A/D Res | ult Regist | er | | | | | | xxxx xxxx | uuuu uuuu |
| 1Fh | ADCON0 | ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/DONE | _ | ADON | 0000 00-0 | 0000 00-0 |
| 9Fh | ADCON1 | _ | _ | _ | _ | _ | PCFG2 | PCFG1 | PCFG0 | 000 | 000 |
| 05h | PORTA | _ | _ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 0x 0000 | 0u 0000 |
| 85h | TRISA | _ | | PORTA D | PORTA Data Direction Register | | | | | 11 1111 | 11 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

PIC16F72

NOTES:

11.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving Operating modes and offer code protection:

- · Oscillator Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- · In-Circuit Serial Programming

These devices have a Watchdog Timer, which can be enabled or disabled using a configuration bit. It runs off its own RC oscillator for added reliability.

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in RESET while the power supply stabilizes, and is enabled or disabled using a configuration bit. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up, or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. Configuration bits are used to select the desired oscillator mode.

Additional information on special features is available in the PIC™ Mid-Range Reference Manual (DS33023).

11.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space, which can be accessed only during programming.

REGISTER 11-1: CONFIGURATION WORD (ADDRESS 2007h)(1)

| U-1 | U-1 | u-1 | u-1 | u-1 | u-1 | u-1 |
|-----|-----|-----|-----|-----|-----|-----|-------|-----|-----|--------|-------|-------|-------|
| _ | 1 | 1 | 1 | _ | _ | 1 | BOREN | | СР | PWRTEN | WDTEN | F0SC1 | F0SC0 |

bit0

bit 13-7 Unimplemented: Read as '1'

bit 6 BOREN: Brown-out Reset Enable bit (2)

1 = BOR enabled 0 = BOR disabled

bit 5 Unimplemented: Read as '1'

1 = Code protection off

0 = All memory locations code protected

bit 3 **PWRTEN:** Power-up Timer Enable bit

1 = PWRT disabled 0 = PWRT enabled

bit 2 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled0 = WDT disabled

bit 1-0 FOSC1:FOSC0: Oscillator Selection bits

11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

Note 1: The erased (unprogrammed) value of the configuration word is 3FFFh.

2: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWRTEN. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

Legend:

 $R = Readable \ bit$ $P = Programmable \ bit$ $U = Unimplemented \ bit, read \ as '1'$ $- n = Value \ when \ device \ is \ unprogrammed$ $u = Unchanged \ from \ programmed \ state$

11.2 Oscillator Configurations

11.2.1 OSCILLATOR TYPES


The PIC16F72 can be operated in four different Oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power CrystalXT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

11.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKI and OSC2/CLKO pins to establish oscillation (Figure 11-1). The PIC16F72 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in HS mode, the device can accept an external clock source to drive the OSC1/CLKI pin (Figure 11-2). See Figure 14-1 or Figure 14-2 (depending on the part number and VDD range) for valid external clock frequencies.

FIGURE 11-1: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)



- Note 1: See Table 11-1 and Table 11-2 for typical values of C1 and C2.
 - **2:** A series resistor (RS) may be required for AT strip cut crystals.
 - 3: RF varies with the crystal chosen.

FIGURE 11-2: EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




TABLE 11-1: CERAMIC RESONATORS
(FOR DESIGN
GUIDANCE ONLY)

| 7 | Typical Capacitor Values Used: | | | | | | | | | |
|------|--------------------------------|-------|-------|--|--|--|--|--|--|--|
| Mode | OSC2 | | | | | | | | | |
| XT | 455 kHz | 56 pF | 56 pF | | | | | | | |
| | 2.0 MHz | 47 pF | 47 pF | | | | | | | |
| | 4.0 MHz | 33 pF | 33 pF | | | | | | | |
| HS | 8.0 MHz | 27 pF | 27 pF | | | | | | | |
| | 16.0 MHz | 22 pF | 22 pF | | | | | | | |

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes at the bottom of page 62 for additional information.

TABLE 11-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR (FOR DESIGN GUIDANCE ONLY)

| Osc Type | Crystal Freq | Typical Capacitor Value Tested: | | | | |
|----------|-----------------|---------------------------------|-------|--|--|--|
| | rieq | C1 | C2 | | | |
| LP | 32 kHz | 33 pF | 33 pF | | | |
| | 200 kHz | 15 pF | 15 pF | | | |
| XT | 200 kHz | 56 pF | 56 pF | | | |
| | 1 MHz | 15 pF | 15 pF | | | |
| | 4 MHz | 15 pF | 15 pF | | | |
| HS | 4 MHz | 15 pF | 15 pF | | | |
| | 8 MHz | 15 pF | 15 pF | | | |
| | 20 MHz | 15 pF | 15 pF | | | |

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.


Note 1: Higher capacitance increases the stability of oscillator, but also increases the start-up time.

- 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- **3:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
- **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

11.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 11-3 shows how the R/C combination is connected to the PIC16F72.

FIGURE 11-3: RC OSCILLATOR MODE



11.3 RESET

The PIC16F72 differentiates between various kinds of RESET:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)
- Brown-out Reset (BOR)

Some registers are not affected in any RESET condition. Their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during SLEEP, and Brown-out Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different RESET situations, as indicated in Table 11-4. These bits are used in software to determine the nature of the RESET. See Table 11-6 for a full description of RESET states of all registers.

A simplified block diagram of the on-chip RESET circuit is shown in Figure 11-4.




FIGURE 11-4: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT


11.4 MCLR

PIC16F72 device has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

 $\underline{\text{It should}}$ be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

The behavior of the ESD protection on the MCLR pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 11-5, is suggested.

FIGURE 11-5: RECOMMENDED MCLR CIRCUIT



11.5 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, tie the MCLR pin to VDD, as described in Section 11.4. A maximum rise time for VDD is specified. See Section 14.0, Electrical Characteristics for details.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. For more information, see Application Note, *AN607- Power-up Trouble Shooting* (DS00607).

11.6 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/ disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See DC parameters for details (TPWRT, parameter #33).

11.7 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over (if enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

11.8 Brown-out Reset (BOR)

The configuration bit, BOREN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter D005, about 4V) for longer than TBOR (parameter #35, about 100 μ s), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a RESET may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer then keeps the device in RESET for TPWRT (parameter #33, about 72 ms). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR, with the Power-up Timer Reset. The Power-up Timer is always enabled when the Brown-out Reset circuit is enabled, regardless of the state of the PWRT configuration bit.

11.9 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of RESET.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F72 device operating in parallel.

Table 11-5 shows the RESET conditions for the STATUS, PCON and PC registers, while Table 11-6 shows the RESET conditions for all the registers.

11.10 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has two bits to indicate the type of RESET that last occurred.

Bit0 is Brown-out Reset Status bit, $\overline{\text{BOR}}$. Bit $\overline{\text{BOR}}$ is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if bit $\overline{\text{BOR}}$ cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the $\overline{\text{BOR}}$ bit is unpredictable.

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 11-3: TIME-OUT IN VARIOUS SITUATIONS

| Oscillator Configuration | Power- | -up | Drawn aut | Wake-up from SLEEP | |
|--------------------------|-------------------|------------|-------------------|-----------------------|--|
| | PWRTEN = 0 | PWRTEN = 1 | Brown-out | | |
| XT, HS, LP | 72 ms + 1024 Tosc | 1024 Tosc | 72 ms + 1024 Tosc | 1024 Tosc | |
| RC | 72 ms | _ | 72 ms | _ | |

TABLE 11-4: STATUS BITS AND THEIR SIGNIFICANCE

| POR (PCON<1>) | BOR (PCON<0>) | TO (STATUS<4>) | PD (STATUS<3>) | Significance |
|------------------|------------------|-------------------|-------------------|---|
| 0 | х | 1 | 1 | Power-on Reset |
| 0 | х | 0 | х | Illegal, TO is set on POR |
| 0 | x | х | 0 | Illegal, PD is set on POR |
| u | 0 | 1 | 1 | Brown-out Reset |
| u | u | 0 | 1 | WDT Reset |
| u | u | 0 | 0 | WDT Wake-up |
| u | u | u | u | MCLR Reset during normal operation |
| u | u | 1 | 0 | MCLR Reset during SLEEP or interrupt wake-up from SLEEP |

TABLE 11-5: RESET CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register | |
|------------------------------------|-----------------------|--------------------|------------------|--|
| Power-on Reset | 000h | 0001 1xxx | 0x | |
| MCLR Reset during normal operation | 000h | 000u uuuu | uu | |
| MCLR Reset during SLEEP | 000h | 0001 0uuu | uu | |
| WDT Reset | 000h | 0000 1uuu | uu | |
| WDT Wake-up | PC + 1 | uuu0 0uuu | uu | |
| Brown-out Reset | 000h | 0001 1uuu | u0 | |
| Interrupt Wake-up from SLEEP | PC + 1 ⁽¹⁾ | uuu1 0uuu | uu | |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 11-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS

| Register | Power-on Reset, Brown-out Reset | MCLR Reset, WDT Reset | Wake-up via WDT or Interrupt | | |
|----------|------------------------------------|--------------------------|---------------------------------|--|--|
| W | xxxx xxxx | uuuu uuuu | | | |
| INDF | N/A | N/A | N/A | | |
| TMR0 | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PCL | 0000h | 0000h | PC + 1 ⁽²⁾ | | |
| STATUS | 0001 1xxx | 000q quuu ⁽³⁾ | uuuq quuu ⁽³⁾ | | |
| FSR | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PORTA | 0x 0000 | 0u 0000 | uu uuuu | | |
| PORTB | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PORTC | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PCLATH | 0 0000 | 0 0000 | u uuuu | | |
| INTCON | 0000 000x | 0000 000u | uuuu uuuu(1) | | |
| PIR1 | -0 0000 | -0 0000 | -u uuuu (1) | | |
| TMR1L | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| TMR1H | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| T1CON | 00 0000 | uu uuuu | uu uuuu | | |
| TMR2 | 0000 0000 | 0000 0000 | uuuu uuuu | | |
| T2CON | -000 0000 | -000 0000 | -uuu uuuu | | |
| SSPBUF | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| SSPCON | 0000 0000 | 0000 0000 | uuuu uuuu | | |
| CCPR1L | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| CCPR1H | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| CCP1CON | 00 0000 | 00 0000 | uu uuuu | | |
| ADRES | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| ADCON0 | 0000 00-0 | 0000 00-0 | uuuu uu-u | | |
| OPTION | 1111 1111 | 1111 1111 | uuuu uuuu | | |
| TRISA | 11 1111 | 11 1111 | uu uuuu | | |
| TRISB | 1111 1111 | 1111 1111 | uuuu uuuu | | |
| TRISC | 1111 1111 | 1111 1111 | uuuu uuuu | | |
| PIE1 | -0 0000 | -0 0000 | -u uuuu | | |
| PCON | qq | uu | uu | | |
| PR2 | 1111 1111 | 1111 1111 | 1111 1111 | | |
| SSPADD | 0000 0000 | 0000 0000 | uuuu uuuu | | |
| SSPSTAT | 00 0000 | 00 0000 | uu uuuu | | |
| ADCON1 | 000 | 000 | uuu | | |
| PMDATL | 0 0000 | 0 0000 | u uuuu | | |
| PMADRL | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PMDATH | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PMADRH | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PMCON1 | 1 0 | 10 | 1u | | |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear.

Note 1: One or more bits in INTCON, PIR1 will be affected (to cause wake-up).

^{2:} When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

^{3:} See Table 11-5 for RESET value for specific condition.

FIGURE 11-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH PULL-UP RESISTOR)




FIGURE 11-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 1





FIGURE 11-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 2



VDD OV 1V

MCLR

INTERNAL POR

PWRT TIME-OUT

OST TIME-OUT

INTERNAL RESET

FIGURE 11-9: SLOW RISE TIME (MCLR TIED TO VDD THROUGH RC NETWORK)

11.11 Interrupts

The PIC16F72 has up to eight sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.


The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the Special Function Register, PIR1. The corresponding interrupt enable bits are contained in Special Function Register, PIE1, and the peripheral interrupt enable bit is contained in Special Function Register INTCON.

When an interrupt is serviced, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack, and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs, relative to the current Q cycle. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or the GIE bit.

FIGURE 11-10: INTERRUPT LOGIC



11.11.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising, if bit INTEDG (OPTION<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 11.14 for details on SLEEP mode.

11.11.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON<5>) (see Section 4.0).

11.11.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>) (see Section 3.2).

11.12 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, STATUS registers). This will have to be implemented in software, as shown in Example 11-1.

For the PIC16F72 device, the register W_TEMP must be defined in both banks 0 and 1 and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 20h in bank 0, it must also be defined at A0h in bank 1). The register STATUS_TEMP is only defined in bank 0.

EXAMPLE 11-1: SAVING STATUS, W AND PCLATH REGISTERS IN RAM

```
MOVWF
       W TEMP
                           ;Copy W to TEMP register
SWAPF
       STATUS, W
                           ;Swap status to be saved into W
CLRF
       STATUS
                           ; bank 0, regardless of current bank, Clears IRP, RP1, RP0
MOVWF
       STATUS TEMP
                           ; Save status to bank zero STATUS TEMP register
: (ISR)
                           ;Insert user code here
SWAPF
       STATUS_TEMP, W
                           ;Swap STATUS_TEMP register into W
                           ; (sets bank to original state)
MOVWF
       STATUS
                           ; Move W into STATUS register
SWAPF
       W TEMP, F
                           ;Swap W TEMP
SWAPE
       W TEMP, W
                           ;Swap W TEMP into W
```

11.13 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator that does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing configuration bit WDTEN (see Section 11.1).

WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler) may be assigned using the OPTION register.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.
 - 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

FIGURE 11-11: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 11-7: SUMMARY OF WATCHDOG TIMER REGISTERS

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------|--------------|-------|----------------------|-------|-------|-----------------------|-------|-------|-------|
| 2007h | Config. bits | (1) | BOREN ⁽¹⁾ | _ | CP | PWRTEN ⁽¹⁾ | WDTEN | FOSC1 | FOSC0 |
| 81h,181h | OPTION | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 |

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 11-1 for operation of these bits.

11.14 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The \overline{MCLR} pin must be at a logic high level (VIHMC).

11.14.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change or a peripheral interrupt.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the STATUS register can be used to determine the cause of the device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from SLEEP:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP Capture mode interrupt.
- 3. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 4. SSP (START/STOP) bit detect interrupt.
- SSP transmit or receive in Slave mode (SPI/I²C).
- 6. A/D conversion (when A/D clock source is RC).

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.


11.14.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.



11.15 Program Verification/ Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

11.16 ID Locations


Four memory locations (2000h - 2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the four Least Significant bits of the ID location are used.

11.17 In-Circuit Serial Programming

PIC16F72 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground, and the programming voltage (see Figure 11-13 for an example). This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For general information of serial programming, please refer to the In-Circuit Serial Programming™ (ICSP™) Guide (DS30277). For specific details on programming commands and operations for the PIC16F72 devices, please refer to the latest version of the PIC16F72 FLASH Program Memory Programming Specification (DS39588).

FIGURE 11-13: TYPICAL IN-CIRCUIT
SERIAL PROGRAMMING
CONNECTION



12.0 INSTRUCTION SET SUMMARY

Each PIC16F72 instruction is a 14-bit word divided into an OPCODE that specifies the instruction type and one or more operands that further specify the operation of the instruction. The PIC16F72 instruction set summary in Table 12-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 12-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven-bit constant or literal value.

TABLE 12-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|-------|---|
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| х | Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools. |
| d | Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1. |
| PC | Program Counter |
| TO | Time-out bit |
| PD | Power-down bit |

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles, with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 12-2 lists the instructions recognized by the MPASM TM assembler.


Figure 12-1 shows the general formats that the instructions can have.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 12-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PIC^{TM} Mid-Range MCU Family Reference Manual (DS33023).

TABLE 12-2: PIC16F72 INSTRUCTION SET

| Mnemonic, | | Description Cu | Cualas | | 14-Bit | Opcod | е | Status | Natas |
|-----------|------|------------------------------|---------|-------|--------|-------|------|----------|-------|
| Operan | ds | Description | Cycles | MSb | | | LSb | Affected | Notes |
| | | BYTE-ORIENTED FILE REGIST | ER OPE | RATIO | NS | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0xxx | xxxx | Z | |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1(2) | 00 | 1011 | dfff | ffff | | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff | | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | f | Move W to f | 1 | 00 | 0000 | lfff | ffff | | |
| NOP | - | No Operation | 1 | 00 | 0000 | 0xx0 | 0000 | | |
| RLF | f, d | Rotate Left f through Carry | 1 | 00 | 1101 | dfff | ffff | С | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | С | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | C,DC,Z | 1,2 |
| SWAPF | f, d | Swap nibbles in f | 1 | 00 | 1110 | dfff | ffff | | 1,2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z | 1,2 |
| | | BIT-ORIENTED FILE REGISTE | R OPER | ATION | 1S | | | | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | | 1,2 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff | | 3 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 3 |
| | | LITERAL AND CONTROL | OPERATI | ONS | | | | | |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z | |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z | |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CLRWDT | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO,PD | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk | | |
| RETFIE | - | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk | | |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 | | |
| SLEEP | - | Go into Standby mode | 1 | 00 | 0000 | 0110 | 0011 | TO,PD | |
| SUBLW | k | Subtract W from literal | 1 | 11 | 110x | kkkk | kkkk | C,DC,Z | |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | kkkk | kkkk | Z | |

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

Note: Additional information on the mid-range instruction set is available in the PIC™ Mid-Range MCU Family Reference Manual (DS33023).

^{2:} If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

12.1 Instruction Descriptions

| ADDLW | Add Literal and W | ANDWF | AND W with f |
|------------------|--|------------------|--|
| Syntax: | [label] ADDLW k | Syntax: | [label] ANDWF f,d |
| Operands: | $0 \le k \le 255$ | Operands: | $0 \le f \le 127$ |
| Operation: | $(W) + k \to (W)$ | | $d \in [0,1]$ |
| Status Affected: | C, DC, Z | Operation: | (W) .AND. (f) \rightarrow (destination) |
| Description: | The contents of the W register | Status Affected: | Z |
| · | are added to the eight-bit literal 'k' and the result is placed in the W register. | Description: | AND the W register with register 'f'. If 'd' = '0', the result is stored in the W register. If 'd' = '1', the result is stored back in register 'f'. |

| ADDWF | Add W and f | BCF | Bit Clear f |
|------------------|--|------------------|-------------------------------------|
| Syntax: | [label] ADDWF f,d | Syntax: | [label] BCF f,b |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | Operands: | $0 \le f \le 127$ $0 \le b \le 7$ |
| Operation: | (W) + (f) \rightarrow (destination) | Operation: | $0 \rightarrow (f < b >)$ |
| Status Affected: | C, DC, Z | Status Affected: | None |
| Description: | Add the contents of the W register with register 'f'. If 'd' = '0', the result is stored in the W register. If 'd' = '1', the result is stored back in register 'f'. | Description: | Bit 'b' in register 'f' is cleared. |

| ANDLW | AND Literal with W |
|------------------|---|
| Syntax: | [label] ANDLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (W) .AND. (k) \rightarrow (W) |
| Status Affected: | Z |
| Description: | The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register. |

| BSF | Bit Set f |
|------------------|-----------------------------------|
| Syntax: | [label] BSF f,b |
| Operands: | $0 \le f \le 127$ $0 \le b \le 7$ |
| Operation: | $1 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |

| BTFSS | Bit Test f, Skip if Set | CLRF | Clear f |
|------------------|---|------------------|--|
| Syntax: | [label] BTFSS f,b | Syntax: | [label] CLRF f |
| Operands: | $0 \le f \le 127$ | Operands: | $0 \le f \le 127$ |
| | $0 \le b < 7$ | Operation: | $00h \rightarrow (f)$ |
| Operation: | skip if $(f < b >) = 1$ | | $1 \rightarrow Z$ |
| Status Affected: | None | Status Affected: | Z |
| Description: | If bit 'b' in register 'f' = '0', the next instruction is executed. If bit 'b' = '1', then the next instruction is discarded and a \mathtt{NOP} is executed instead, making this a 2 TcY instruction. | Description: | The contents of register 'f' are cleared and the Z bit is set. |

| BTFSC | Bit Test, Skip if Clear | CLRW | Clear W |
|------------------|---|------------------|---|
| Syntax: | [label] BTFSC f,b | Syntax: | [label] CLRW |
| Operands: | $0 \le f \le 127$ | Operands: | None |
| | $0 \le b \le 7$ | Operation: | $00h \rightarrow (W)$ |
| Operation: | skip if $(f < b >) = 0$ | • | $1 \rightarrow Z$ |
| Status Affected: | None | Status Affected: | Z |
| Description: | If bit 'b' in register 'f' = '1', the next instruction is executed. If bit 'b' in register 'f' = '0', the next instruction is discarded, and a NOP is executed instead, making this a 2 Tcy instruction. | Description: | W register is cleared. Zero bit (Z) is set. |

| CALL | Call Subroutine | CLRWDT | Clear Watchdog Timer |
|------------------|---|------------------|---|
| Syntax: | [label] CALL k | Syntax: | [label] CLRWDT |
| Operands: | $0 \le k \le 2047$ | Operands: | None |
| Operation: | $ \begin{aligned} &(PC) + 1 \rightarrow TOS, \\ &k \rightarrow PC < 10:0>, \\ &(PCLATH < 4:3>) \rightarrow PC < 12:11> \end{aligned} $ | Operation: | 00h → WDT 0 → WDT prescaler, 1 → $\overline{10}$ |
| Status Affected: | None | | $1 \rightarrow \overline{PD}$ |
| Description: | Call Subroutine. First, return | Status Affected: | TO, PD |
| · | address (PC+1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction. | Description: | CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. |

| COMF | Complement f | GOTO | Unconditional Branch |
|------------------|--|------------------|---|
| Syntax: | [label] COMF f,d | Syntax: | [label] GOTO k |
| Operands: | $0 \le f \le 127$ | Operands: | $0 \leq k \leq 2047$ |
| | d ∈ [0,1] | Operation: | $k \rightarrow PC < 10:0 >$ |
| Operation: | $(f) \rightarrow (destination)$ | | $PCLATH \mathord{<} 4:3\mathord{>} \to PC \mathord{<} 12:11\mathord{>}$ |
| Status Affected: | Z | Status Affected: | None |
| Description: | The contents of register 'f' are complemented. If 'd' = '0', the result is stored in W. If 'd' = '1', the result is stored back in register 'f'. | Description: | GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction. |

| DECF | Decrement f | INCF | Increment f |
|------------------|--|------------------|--|
| Syntax: | [label] DECF f,d | Syntax: | [label] INCF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (f) - 1 \rightarrow (destination) | Operation: | (f) + 1 \rightarrow (destination) |
| Status Affected: | Z | Status Affected: | Z |
| Description: | Decrement register 'f'. If 'd' = '0', the result is stored in the W register. If 'd' = '1', the result is stored back in register 'f'. | Description: | The contents of register 'f' are incremented. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'. |

| DECFSZ | Decrement f, Skip if 0 | INCFSZ | Increment f, Skip if 0 |
|------------------|--|------------------|---|
| Syntax: | [label] DECFSZ f,d | Syntax: | [label] INCFSZ f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (f) - 1 \rightarrow (destination); skip if result = 0 | Operation: | (f) + 1 \rightarrow (destination), skip if result = 0 |
| Status Affected: | None | Status Affected: | None |
| Description: | The contents of register 'f' are decremented. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2 Tcy instruction. | Description: | The contents of register 'f' are incremented. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2 Tcy instruction. |

| IORLW | Inclusive OR Literal with W | MOVLW | Move Literal to W |
|------------------|---|------------------|---|
| Syntax: | [label] IORLW k | Syntax: | [label] MOVLW k |
| Operands: | $0 \le k \le 255$ | Operands: | $0 \leq k \leq 255$ |
| Operation: | (W) .OR. $k \rightarrow$ (W) | Operation: | $k \rightarrow (W)$ |
| Status Affected: | Z | Status Affected: | None |
| Description: | The contents of the W register are OR'd with the eight-bit literal 'k'. The result is placed in the W register. | Description: | The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as '0's. |

| IORWF | Inclusive OR W with f | MOVWF | Move W to f |
|------------------|---|------------------|------------------------------|
| Syntax: | [label] IORWF f,d | Syntax: | [label] MOVWF f |
| Operands: | $0 \le f \le 127$ | Operands: | $0 \le f \le 127$ |
| | d ∈ [0,1] | Operation: | $(W) \rightarrow (f)$ |
| Operation: | (W) .OR. (f) \rightarrow (destination) | Status Affected: | None |
| Status Affected: | Z | Description: | Move data from W register to |
| Description: | Inclusive OR the W register with register 'f'. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'. | · | register 'f'. |

| MOVF | Move f | NOP | No Operation |
|------------------|---|--------------------------------|--------------------|
| Syntax: | [label] MOVF f,d | Syntax: | [label] NOP |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | Operands: | None |
| Operation: | $(f) \rightarrow (destination)$ | Operation: Status Affected: | No operation None |
| Status Affected: | Z | Description: | No operation. |
| Description: | The contents of register 'f' are moved to a destination dependant upon the status of 'd'. If 'd' = '0', the destination is W register. If 'd' = '1', the destination is file register 'f' itself. 'd' = '1' is useful to test a file register, since status flag Z is affected. | | |

| RETFIE | Return from Interrupt | RLF | Rotate Left f through Carry |
|------------------|------------------------|------------------|---|
| Syntax: | [label] RETFIE | Syntax: | [label] RLF f,d |
| Operands: | None | Operands: | $0 \le f \le 127$ |
| Operation: | $TOS \rightarrow PC$, | | d ∈ [0,1] |
| · | 1 → GIE | Operation: | See description below |
| Status Affected: | None | Status Affected: | С |
| | | Description: | The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is stored back in register 'f'. |

| RETLW | Return with Literal in W | RRF | Rotate Right f through Carry |
|------------------|---|------------------|--|
| Syntax: | [label] RETLW k | Syntax: | [label] RRF f,d |
| Operands: | $0 \le k \le 255$ | Operands: | 0 ≤ f ≤ 127 |
| Operation: | $k \rightarrow (W);$ | | d ∈ [0,1] |
| орогашот | TOS → PC | Operation: | See description below |
| Status Affected: | None | Status Affected: | С |
| Description: | The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction. | Description: | The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'. |
| | | | C Register f |

| RETURN | Return from Subroutine | SLEEP | |
|------------------|--|------------------|---|
| Syntax: | [label] RETURN | Syntax: | [label] SLEEP |
| Operands: | None | Operands: | None |
| Operation: | $TOS \to PC$ | Operation: | $00h \rightarrow WDT$, |
| Status Affected: | None | | 0 → WDT prescaler, 1 → TO, |
| Description: | Return from subroutine. The stack | | $0 \rightarrow \overline{PD}$ |
| | is POPed and the top of the stack (TOS) is loaded into the program | Status Affected: | TO, PD |
| | counter. This is a two-cycle instruction. | Description: | The power-down status bit, \overline{PD} is cleared. Time-out status bit, \overline{TO} is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. |

| SUBLW | Subtract W from Literal | XORLW | Exclusive OR Literal with W |
|------------------|--|------------------|---|
| Syntax: | [label] SUBLW k | Syntax: | [label] XORLW k |
| Operands: | $0 \le k \le 255$ | Operands: | $0 \le k \le 255$ |
| Operation: | $k - (W) \rightarrow (W)$ | Operation: | (W) .XOR. $k \rightarrow (W)$ |
| Status Affected: | C, DC, Z | Status Affected: | Z |
| Description: | The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register. | Description: | The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register. |

| SUBWF | Subtract W from f | XORWF | Exclusive OR W with f |
|------------------|---|------------------|---|
| Syntax: | [label] SUBWF f,d | Syntax: | [label] XORWF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (f) - (W) \rightarrow (destination) | Operation: | (W) .XOR. (f) \rightarrow (destination) |
| Status Affected: | C, DC, Z | Status Affected: | Z |
| Description: | Subtract (2's complement method) W register from register 'f'. If 'd' = '0', the result is stored in the W register. If 'd' = '1', the result is stored back in register 'f'. | Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' = '0', the result is stored in the W register. If 'd' = '1', the result is stored back in register 'f'. |

| SWAPF | Swap Nibbles in f |
|------------------|--|
| Syntax: | [label] SWAPF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | $(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$ |
| Status Affected: | None |
| Description: | The upper and lower nibbles of register 'f' are exchanged. If 'd' = '0', the result is placed in W register. If 'd' = '1', the result is placed in register 'f'. |

13.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- · Assemblers/Compilers/Linkers
 - MPASMTM Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINKTM Object Linker/ MPLIBTM Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - ICEPIC™ In-Circuit Emulator
- · In-Circuit Debugger
 - MPLAB ICD
- · Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART® Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
 - PICDEM™ 1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ® Demonstration Board

13.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows®-based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor
- · A project manager
- · Customizable toolbar and key mapping
- · A status bar
- · On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file
 - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

13.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PIC MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- · Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process.

13.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

13.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

13.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

13.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft® Windows environment were chosen to best make these features available to you, the end user.

13.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

13.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PIC MCUs and can be used to develop for this and other PIC microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming™ protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

13.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PIC devices. It can also set code protection in this mode.

13.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PIC devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

13.11 PICDEM 1 Low Cost PIC Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42. PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

13.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I²C[™] bus and separate headers for connection to an LCD module and a keypad.

13.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

13.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

13.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 13-1: DEVELOPMENT TOOLS FROM MICROCHIP

| | PIC12CXX | PIC14000 | PIC16C5X | PIC16C6 | PIC16CX | PIC16F | PIC16 | PIC16C | PIC16C | PIC16F8 | PIC16C | ЭТІЭІЧ | TOTIOI | PIC18C) | PIC18FX | 93CX) 52CX) 54CX) | нсехх | WCKEXX | WCP25 |
|---|----------|----------|----------|----------|-------------|--------|----------|-------------|-------------|-------------|-------------|--------|--------|---------|-------------|-------------------------|----------|--------|-------|
| MPLAB [®] Integrated Development Environment | ^ | > | ` | > | > | > | ` | ^ | > | > | > | > | > | > | > | | | | |
| MPLAB [®] C17 C Compiler | | | | | | | | | | | | ^ | ^ | | | | | | |
| MPLAB [®] C18 C Compiler | | | | | | | | | | | | | | ` | ` | | | | |
| MPASM™ Assembler/ MPLINK™ Object Linker | > | > | > | > | > | > | > | > | > | > | > | > | > | > | > | > | > | | |
| MPLAB® ICE In-Circuit Emulator | ^ | > | > | > | ` | **^ | > | ^ | ` | ` | > | ` | ` | ` | ` | | | | |
| ICEPIC™ In-Circuit Emulator | ^ | _ | , | <i>,</i> | > | | ^ | <i>></i> | <i>></i> | | <i>,</i> | | | | | | | | |
| MPLAB® ICD In-Circuit Debugger | | | | *^ | | | *^ | | | <i>></i> | | | | | > | | | | |
| PICSTART® Plus Entry Level Development Programmer | , | > | > | ` | ` | ** | > | ` | ` | ` | > | > | > | > | > | | | | |
| PRO MATE® II Universal Device Programmer | ^ | > | <i>,</i> | <i>,</i> | > | **/ | <i>,</i> | > | <i>,</i> | ^ | > | > | > | > | > | > | , | | |
| PICDEM™ 1 Demonstration Board | | | > | | > | | ↓ | | > | | | > | | | | | | | |
| PICDEM™ 2 Demonstration Board | | | | ↓^ | | | 1 | | | | | | | > | > | | | | |
| PICDEM™ 3 Demonstration Board | | | | | | | | | | | > | | | | | | | | |
| PICDEM™ 14A Demonstration Board | | > | | | | | | | | | | | | | | | | | |
| PICDEM™ 17 Demonstration Board | | | | | | | | | | | | | > | | | | | | |
| KEELoo [®] Evaluation Kit | | | | | | | | | | | | | | | | | 1 | | |
| KEELoo [®] Transponder Kit | | | | | | | | | | | | | | | | | 1 | | |
| microlD™ Programmer's Kit | | | | | | | | | | | | | | | | | | > | |
| 125 kHz microlD™ Developer's Kit | | | | | | | | | | | | | | | | | | > | |
| 125 kHz Anticollision microlD [™] Developer's Kit | | | | | | | | | | | | | | | | | | > | |
| 13.56 MHz Anticollision microlD™ Developer's Kit | | | | | | | | | | | | | | | | | | > | |
| MCP2510 CAN Developer's Kit | | | | | | | | | | | | | | | | | | | ^ |

NOTES:

14.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| Ambient temperature under bias. | 55 to +125°C |
|--|----------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4) | 0.3V to (VDD + 0.3V) |
| Voltage on VDD with respect to Vss | 0.3 to +6.5V |
| Voltage on MCLR with respect to Vss (Note 2) | 0 to +13.5V |
| Voltage on RA4 with respect to Vss | 0 to +12V |
| Total power dissipation (Note 1) | 1.0W |
| Maximum current out of Vss pin | 300 mA |
| Maximum current into VDD pin | 250 mA |
| Input clamp current, lik (VI < 0 or VI > VDD) | ± 20 mA |
| Output clamp current, lok (Vo < 0 or Vo > VDD) | ± 20 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | 25 mA |
| Maximum current sunk by PORTA, PORTB | 200 mA |
| Maximum current sourced by PORTA, PORTB | 200 mA |
| Maximum current sunk by PORTC | 200 mA |
| Maximum current sourced by PORTC | 200 mA |

- **Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD \sum IOH} + \sum {(VDD VOH) x IOH} + \sum (VDI x IOL)
 - 2: Voltage spikes at the $\overline{\text{MCLR}}$ pin may cause unpredictable results. A series resistor of greater than 1 k Ω should be used to pull $\overline{\text{MCLR}}$ to VDD, rather than tying the pin directly to VDD.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.





FIGURE 14-1: PIC16F72 (INDUSTRIAL, EXTENDED) VOLTAGE-FREQUENCY GRAPH





14.1 DC Characteristics: PIC16F72 (Industrial, Extended) PIC16LF72 (Industrial)

| PIC16L (Indus | | | | - | | | itions (unless otherwise stated) °C ≤ TA ≤ +85°C for industrial |
|------------------|-------------------------|--|-------------------|---|-------------------|-------------|--|
| PIC16F (Indus | 72 strial, Ex | tended) | | Standard Operating Conditions (unless oth Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ | | | |
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| | VDD | Supply Voltage | | | | | |
| D001 | | PIC16LF72 | 2.0 2.5 2.2 | _ _ _ | 5.5 5.5 5.5 | V V V | A/D not used, -40°C to +85°C A/D in use, -40°C to +85°C A/D in use, 0°C to +85°C |
| D001 D001A | | PIC16F72 | 4.0 VBOR* | _ | 5.5 5.5 | V | All configurations BOR enabled (Note 7) |
| D002* | VDR | RAM Data Retention Voltage (Note 1) | _ | 1.5 | _ | V | |
| D003 | VPOR | VDD Start Voltage to ensure internal Power-on Reset signal | _ | Vss | _ | V | See section on Power-on Reset for details |
| D004* | SVDD | VDD Rise Rate to ensure internal Power-on Reset signal | 0.05 | _ | _ | V/ms | See section on Power-on Reset for details |
| D005 | VBOR | Brown-out Reset Voltage | 3.65 | 4.0 | 4.35 | V | BOREN bit in configuration word enabled |

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in $k\Omega$.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

14.1 DC Characteristics: PIC16F72 (Industrial, Extended) PIC16LF72 (Industrial) (Continued)

| PIC16LI (Indus | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial | | | | | | | |
|-------------------|------------------------|----------------------------------|---|------------|----------|----------|---|--|--|--|
| PIC16F7 (Indus | 72 trial, Ex | tended) | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | | |
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions | | | |
| | IDD | Supply Current (Notes 2, 5 | 5) | | | | | | | |
| D010 | | PIC16LF72 | _ | 0.4 | 2.0 | mA | XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4) | | | |
| D010A | | | _ | 25 | 48 | μΑ | LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled | | | |
| D010 | | PIC16F72 | - | 0.9 | 4 | mA | XT, RC osc configuration FOSC = 4 MHz, VDD = 5.5V (Note 4) | | | |
| D013 | | | - | 5.2 | 15 | mA | HS osc configuration Fosc = 20 MHz, VDD = 5.5V | | | |
| D015* | ΔIBOR | Brown-out Reset Current (Note 6) | | 25 | 200 | μΑ | BOR enabled, VDD = 5.0V | | | |
| | IPD | Power-down Current (Note | es 3, 5) | | | | | | | |
| D020 D021 | | PIC16LF72 | _ | 2.0 0.1 | 30 5 | μA μA | VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, -40°C to +85°C | | | |
| D020 D021 | | PIC16F72 | _ | 5.0 0.1 | 42 19 | μA μA | VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +85°C | | | |
| D023* | ΔIBOR | Brown-out Reset Current (Note 6) | _ | 25 | 200 | μА | BOR enabled, VDD = 5.0V | | | |

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active Operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μ A to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

14.2 DC Characteristics: PIC16F72 (Industrial, Extended) PIC16LF72 (Industrial)

| | ARACTE | RISTICS | Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended Operating voltage VDD range as described in DC Specification, Section 14.1. | | | | | | |
|----------------|--------|------------------------------|--|------|----------|-------|---|--|--|
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions | | |
| | VIL | Input Low Voltage | | | | | | | |
| | | I/O ports | | | | | | | |
| D030 | | with TTL buffer | Vss | _ | 0.15 VDD | V | For entire VDD range | | |
| D030A | | | Vss | _ | 0.8V | V | $4.5V \le VDD \le 5.5V$ | | |
| D031 | | with Schmitt Trigger buffer | Vss | _ | 0.2 VDD | V | | | |
| D032 | | MCLR, OSC1 (in RC mode) | Vss | _ | 0.2 VDD | V | | | |
| D033 | | OSC1 (in XT and LP mode) | Vss | _ | 0.3V | V | (Note 1) | | |
| | | OSC1 (in HS mode) | Vss | _ | 0.3 VDD | V | (Note 1) | | |
| | VIH | Input High Voltage | | | | | | | |
| | | I/O ports | | | | | | | |
| D040 | | with TTL buffer | 2.0 | _ | VDD | V | 4.5V ≤ VDD ≤ 5.5V | | |
| D040A | | | 0.25 VDD + 0.8V | _ | VDD | V | For entire VDD range | | |
| D041 | | with Schmitt Trigger buffer | 0.8 VDD | _ | VDD | V | For entire VDD range | | |
| D042 | | MCLR | 0.8 VDD | _ | VDD | V | | | |
| D042A | | OSC1 (in XT and LP mode) | 1.6V | _ | VDD | V | (Note 1) | | |
| D 0 4 0 | | OSC1 (in HS mode) | 0.7 VDD | _ | VDD | V | (Note 1) | | |
| D043 | | OSC1 (in RC mode) | 0.9 VDD | | VDD | V | | | |
| D070 | IPURB | PORTB Weak Pull-up Current | 50 | 250 | 400 | μΑ | VDD = 5V, VPIN = VSS | | |
| | lıL | Input Leakage Current (Notes | 2, 3) | | 1 | T | | | |
| D060 | | I/O ports | _ | _ | ±1 | μΑ | Vss ≤ VPIN ≤ VDD, Pin at hi-impedance | | |
| D061 | | MCLR, RA4/T0CKI | _ | _ | ±5 | μΑ | Vss ≤ VPIN ≤ VDD | | |
| D063 | | OSC1 | _ | _ | ±5 | μΑ | Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration | | |

^{*} These parameters are characterized but not tested.

- **Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F72 be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

14.2 DC Characteristics: PIC16F72 (Industrial, Extended) PIC16LF72 (Industrial) (Continued)

| | | | Standard Operating Conditions (unless otherwise stated) | | | | | | | | |
|-----------|---------|---|--|---------|-----|-------|--|--|--|--|--|
| חכ כאי | AD ACTE | RISTICS | Operating temp | erature | | | £ +85°C for industrial | | | | |
| | ANAOTE | | -40°C ≤ Ta ≤ +125°C for extended Operating voltage VDD range as described in DC Specification, Section 14.1. | | | | | | | | |
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions | | | | |
| | Vol | Output Low Voltage | | | | | | | | | |
| D080 | | I/O ports | _ | _ | 0.6 | V | IOL = 8.5 mA , VDD = 4.5V , -40°C to $+85^{\circ}\text{C}$ | | | | |
| D083 | | OSC2/CLKO (RC osc config) | _ | _ | 0.6 | V | IOL = 1.6 mA, VDD = 4.5V, -40° C to $+85^{\circ}$ C | | | | |
| | Voн | Output High Voltage | | | | | | | | | |
| D090 | | I/O ports (Note 3) | VDD - 0.7 | _ | _ | V | IOH = -3.0 mA, VDD = 4.5 V, -40 °C to $+85$ °C | | | | |
| D092 | | OSC2/CLKO (RC osc config) | VDD - 0.7 | _ | _ | V | IOH = -1.3 mA, VDD = 4.5 V, -40 °C to $+85$ °C | | | | |
| D150* | Vod | Open Drain High Voltage | _ | _ | 12 | V | RA4 pin | | | | |
| | | Capacitive Loading Specs on Output Pins | | | | | | | | | |
| D100 | Cosc2 | OSC2 pin | _ | _ | 15 | pF | In XT, HS and LP modes when external clock is used to drive OSC1 | | | | |
| D101 | Cio | All I/O pins and OSC2 (in RC mode) | _ | _ | 50 | pF | | | | | |
| D102 | Св | SCL, SDA in I ² C mode | _ | _ | 400 | pF | | | | | |
| | | Program FLASH Memory | | | | | | | | | |
| D130 | EР | Endurance | 100 | 1000 | _ | E/W | 25°C at 5V | | | | |
| D131 | VPR | VDD for read | 2.0 | _ | 5.5 | V | | | | | |

^{*} These parameters are characterized but not tested.

- **Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F72 be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

(I²C specifications only)

14.3 Timing Parameter Symbology

1. TppS2ppS

The timing parameter symbols have been created following one of the following formats:

2. TppS 4. Ts (I²C specifications only)

T
F Frequency T Time

3. Tcc:st

Lowercase letters (pp) and their meanings:

| рр | | | |
|----|----------|-----|----------|
| cc | CCP1 | osc | OSC1 |
| ck | CLKO | rd | RD |
| CS | CS | rw | RD or WR |
| di | SDI | SC | SCK |
| do | SDO | SS | SS |
| dt | Data in | t0 | TOCKI |
| io | I/O port | t1 | T1CKI |
| mc | MCLR | wr | WR |

Uppercase letters and their meanings:

| S | | | |
|-----------------------|------------------------|------|--------------|
| F | Fall | Р | Period |
| Н | High | R | Rise |
| I | Invalid (Hi-impedance) | V | Valid |
| L | Low | Z | Hi-impedance |
| I ² C only | | | |
| AA | output access | High | High |
| BUF | Bus free | Low | Low |

Tcc:st (I²C specifications only)

| CC | | | |
|-----|-----------------|-----|----------------|
| HD | Hold | SU | Setup |
| ST | | | |
| DAT | DATA input hold | STO | STOP condition |
| STA | START condition | | |

FIGURE 14-3: LOAD CONDITIONS




FIGURE 14-4: EXTERNAL CLOCK TIMING




TABLE 14-1: EXTERNAL CLOCK TIMING REQUIREMENTS

| Parameter No. | Symbol | Characteristic | Min | Typ† | Max | Units | Conditions |
|---------------|--------|---------------------------------|--------|------|-----------|------------|----------------------------|
| | Fosc | External CLKI Frequency | DC | | 1 | MHz | XT Osc mode |
| | | (Note 1) | DC | _ | 20 | MHz | HS Osc mode |
| | | | DC | _ | 32 | kHz | LP Osc mode |
| | | Oscillator Frequency | DC | _ | 4 | MHz | RC osc mode |
| | | (Note 1) | 0.1 | _ | 4 | MHz | XT Osc mode |
| | | | 4 5 | | 20 200 | MHz kHz | HS Osc mode LP Osc mode |
| 1 | Tosc | External CLKI Period | 1000 | | _ | ns | XT Osc mode |
| | | (Note 1) | 50 | _ | _ | ns | HS Osc mode |
| | | | 5 | _ | _ | ms | LP Osc mode |
| | | Oscillator Period | 250 | _ | _ | ns | RC Osc mode |
| | | (Note 1) | 250 | _ | 10,000 | ns | XT Osc mode |
| | | | 50 | _ | 250 | ns | HS Osc mode |
| | | | 5 | | | ms | LP Osc mode |
| 2 | TCY | Instruction Cycle Time (Note 1) | 200 | Tcy | DC | ns | Tcy = 4/Fosc |
| 3 | TosL, | External Clock in (OSC1) | 500 | _ | _ | ns | XT oscillator |
| | TosH | High or Low Time | 2.5 | _ | _ | ms | LP oscillator |
| | | | 15 | _ | | ns | HS oscillator |
| 4 | TosR, | External Clock in (OSC1) | | _ | 25 | ns | XT oscillator |
| | TosF | Rise or Fall Time | _ | _ | 50 | ns | LP oscillator |
| | | | _ | _ | 15 | ns | HS oscillator |

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

Q1 Q2 Q3 Q4 OSC₁ CLKO 19 I/O Pin (Input) -17 -I/O Pin Old Value New Value (Output) 20, 21 Note: Refer to Figure 14-3 for load conditions.

FIGURE 14-5: CLKO AND I/O TIMING

TABLE 14-2: CLKO AND I/O TIMING REQUIREMENTS

| Param No. | Symbol | Charact | eristic | Min | Тур† | Max | Units | Conditions |
|--------------|----------|---------------------------------------|------------------------|------------|------|--------------|----------|------------|
| 10* | TosH2ckL | OSC1↑ to CLKO↓ | | _ | 75 | 200 | ns | (Note 1) |
| 11* | TosH2ckH | OSC1↑ to CLKO↑ | _ | 75 | 200 | ns | (Note 1) | |
| 12* | TckR | CLKO rise time | _ | 35 | 100 | ns | (Note 1) | |
| 13* | TckF | CLKO fall time | | _ | 35 | 100 | ns | (Note 1) |
| 14* | TckL2ioV | CLKO↓ to Port out valid | | _ | _ | 0.5 Tcy + 20 | ns | (Note 1) |
| 15* | TioV2ckH | Port in valid before CLKO | \uparrow | Tosc + 200 | _ | _ | ns | (Note 1) |
| 16* | TckH2iol | Port in hold after CLKO↑ | 0 | _ | _ | ns | (Note 1) | |
| 17* | TosH2ioV | OSC1↑ (Q1 cycle) to Port | _ | 100 | 255 | ns | | |
| 18* | TosH2ioI | OSC1↑ (Q2 cycle) to | Standard (F) | 100 | _ | _ | ns | |
| | | Port input invalid (I/O in hold time) | Extended (LF) | 200 | _ | _ | ns | |
| 19* | TioV2osH | Port input valid to OSC11 | (I/O in setup time) | 0 | _ | _ | ns | |
| 20* | TioR | Port output rise time | Standard (F) | _ | 10 | 40 | ns | |
| | | | Extended (LF) | _ | _ | 145 | ns | |
| 21* | TioF | Port output fall time | Standard (F) | _ | 10 | 40 | ns | |
| | | | Extended (LF) | _ | _ | 145 | ns | |
| 22††* | TINP | INT pin high or low time | | Tcy | _ | _ | ns | |
| 23††* | TRBP | RB7:RB4 change INT high | n or low time | Tcy | _ | | ns | |

These parameters are characterized but not tested.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††} These parameters are asynchronous events, not related to any internal clock edges.

FIGURE 14-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 14-7: BROWN-OUT RESET TIMING



TABLE 14-3: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

| Parameter No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions |
|---------------|--------|--|-----|-----------|-----|-------|---|
| 30 | TmcL | MCLR Pulse Width (low) | 2 | _ | | μs | $VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$ |
| 31* | TWDT | Watchdog Timer Time-out Period (No Prescaler) | 7 | 18 | 33 | ms | VDD = 5V, -40°C to +85°C |
| 32 | Tost | Oscillation Start-up Timer Period | _ | 1024 Tosc | _ | _ | Tosc = OSC1 period |
| 33* | TPWRT | Power-up Timer Period | 28 | 72 | 132 | ms | VDD = 5V, -40 °C to $+85$ °C |
| 34 | Tioz | I/O Hi-impedance from MCLR Low or Watchdog Timer Reset | _ | _ | 2.1 | μs | |
| 35 | TBOR | Brown-out Reset Pulse Width | 100 | _ | _ | μs | VDD ≤ VBOR (D005) |

^{*} These parameters are characterized but not tested.

 $[\]dagger$ Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

RA4/TOCKI

RC0/T10SO/T1CKI

TMR0 or TMR1

Note: Refer to Figure 14-3 for load conditions.

FIGURE 14-8: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS

TABLE 14-4: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

| Param No. | Symbol | | Characteristic | | Min | Тур† | Max | Units | Conditions |
|--------------|-----------|-----------------------|---|-----------------------|---|------|--------|-------|------------------------------------|
| 40* | Tt0H | T0CKI High Pulse | Width | No Prescaler | 0.5 Tcy + 20 | _ | _ | ns | Must also meet |
| | | | | With Prescaler | 10 | _ | _ | ns | parameter 42 |
| 41* | Tt0L | T0CKI Low Pulse | Width | No Prescaler | 0.5 Tcy + 20 | _ | _ | ns | Must also meet |
| | | | | With Prescaler | 10 | _ | | ns | parameter 42 |
| 42* | Tt0P | T0CKI Period | | No Prescaler | Tcy + 40 | _ | | ns | |
| | | | | With Prescaler | Greater of: 20 or <u>Tcy + 40</u> N | _ | _ | ns | N = prescale value (2, 4,, 256) |
| 45* | Tt1H | T1CKI High Time | Synchronous, Pr | escaler = 1 | 0.5 Tcy + 20 | _ | _ | ns | Must also meet |
| | | | Synchronous, | Standard(F) | 15 | _ | _ | ns | parameter 47 |
| | | | Prescaler = 2,4,8 | Extended(LF) | 25 | _ | _ | ns | |
| | | | Asynchronous | Standard(F) | 30 | _ | _ | ns | |
| | | | | Extended(LF) | 50 | _ | _ | ns | |
| 46* | Tt1L | T1CKI Low Time | Synchronous, Pr | escaler = 1 | 0.5 Tcy + 20 | _ | _ | ns | Must also meet |
| | | | Synchronous, | Standard(F) | 15 | _ | _ | ns | parameter 47 |
| | | | Prescaler = 2,4,8 | Extended(LF) | 25 | _ | _ | ns | |
| | | | Asynchronous | Standard(F) | 30 | _ | _ | ns | |
| | | | | Extended(LF) | 50 | _ | _ | ns | |
| 47* | Tt1P | T1CKI Input Period | Synchronous | Standard(F) | Greater of: 30 or <u>Tcy + 40</u> N | _ | _ | ns | N = prescale value (1, 2, 4, 8) |
| | | | | Extended(LF) | Greater of: 50 or <u>Tcy + 40</u> N | | | | N = prescale value (1, 2, 4, 8) |
| | | | Asynchronous | Standard(F) | 60 | _ | _ | ns | |
| | | | | Extended(LF) | 100 | _ | _ | ns | |
| | Ft1 | | Input Frequency Range d by setting bit T1OSCEN) | | DC | _ | 200 | kHz | |
| 48 | TCKEZtmr1 | Delay from Extern | al Clock Edge to T | Timer Increment | 2 Tosc | _ | 7 Tosc | _ | |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 14-9: CAPTURE/COMPARE/PWM TIMINGS (CCP1)




TABLE 14-5: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

| Param No. | Symbol | Characteristic | | | Min | Тур† | Max | Units | Conditions |
|--------------|--------|-----------------------|-----------------------|-----------------------|-----------------|------|-----|-------|-----------------------------------|
| 50* | TccL | CCP1 input low | No Prescaler | | 0.5 Tcy + 20 | _ | _ | ns | |
| | | time | With Prescaler | Standard(F) | 10 | _ | _ | ns | |
| | | Willi Frescalei | Extended(LF) | 20 | _ | _ | ns | | |
| 51* | TccH | CCP1 input high | No Prescaler | | 0.5 Tcy + 20 | _ | _ | ns | |
| | time | time | With Prescaler | Standard(F) | 10 | _ | _ | ns | |
| | | | Willi Frescalei | Extended(LF) | 20 | _ | _ | ns | |
| 52* | TccP | CCP1 input period | b | | 3 Tcy + 40 N | _ | _ | ns | N = prescale value (1,4 or 16) |
| 53* | TccR | CCP1 output rise | time | Standard(F) | _ | 10 | 25 | ns | |
| | | | | Extended(LF) | _ | 25 | 50 | ns | |
| 54* | TccF | CCP1 output fall time | | Standard(F) | _ | 10 | 25 | ns | |
| | | | | Extended(LF) | _ | 25 | 45 | ns | |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 14-10: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)




FIGURE 14-11: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)




FIGURE 14-12: SPI SLAVE MODE TIMING (CKE = 0)




FIGURE 14-13: SPI SLAVE MODE TIMING (CKE = 1)





TABLE 14-6: SPI MODE REQUIREMENTS

| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions | |
|--------------|-----------------------|--|---|--------------|----------|-----------|------------|--|
| 70* | TssL2scH, TssL2scL | SS↓ to SCK↓ or SCK↑ input | | Tcy | _ | _ | ns | |
| 71* | TscH | SCK input high time (Slave mode | e) | Tcy + 20 | _ | _ | ns | |
| 72* | TscL | SCK input low time (Slave mode |) | Tcy + 20 | _ | _ | ns | |
| 73* | TdiV2scH, TdiV2scL | Setup time of SDI data input to S | SCK edge | 100 | l | _ | ns | |
| 74* | TscH2diL, TscL2diL | Hold time of SDI data input to SO | 100 | _ | _ | ns | | |
| 75* | TdoR | SDO data output rise time | Standard(F) Extended(LF) | | 10 25 | 25 50 | ns ns | |
| 76* | TdoF | SDO data output fall time | | _ | 10 | 25 | ns | |
| 77* | TssH2doZ | SS↑ to SDO output hi-impedanc | е | 10 | | 50 | ns | |
| 78* | TscR | SCK output rise time (Master mode) | Standard(F) Extended(LF) | _ | 10 25 | 25 50 | ns ns | |
| 79* | TscF | SCK output fall time (Master mod | de) | _ | 10 | 25 | ns | |
| 80* | TscH2doV, TscL2doV | SDO data output valid after SCK edge | Standard(F) Extended(LF) | _ | | 50 145 | ns ns | |
| 81* | TdoV2scH, TdoV2scL | SDO data output setup to SCK edge | | Tcy | _ | _ | ns | |
| 82* | TssL2doV | SDO data output valid after SS ↓ edge | | _ | _ | 50 | ns | |
| 83* | TscH2ssH, TscL2ssH | SS ↑ after SCK edge | | 1.5 Tcy + 40 | _ | _ | ns | |

^{*} These parameters are characterized but not tested.

FIGURE 14-14: I²C BUS START/STOP BITS TIMING



[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 14-7: I²C BUS START/STOP BITS REQUIREMENTS

| Param No. | Symbol | Characteristic | | Min | Тур | Max | Units | Conditions | |
|--------------|---------|-----------------|--------------|------|-----|-----|-------|------------------------------------|--|
| 90* | Tsu:sta | START condition | 100 kHz mode | 4700 | _ | _ | ns | Only relevant for Repeated | |
| | | Setup time | 400 kHz mode | 600 | _ | _ | | START condition | |
| 91* | THD:STA | START condition | 100 kHz mode | 4000 | _ | _ | ns | After this period, the first clock | |
| | | Hold time | 400 kHz mode | 600 | _ | _ | | pulse is generated | |
| 92* | Tsu:sto | STOP condition | 100 kHz mode | 4700 | _ | _ | ns | | |
| | | Setup time | 400 kHz mode | 600 | _ | _ | | | |
| 93 | THD:STO | STOP condition | 100 kHz mode | 4000 | _ | _ | ns | | |
| | | Hold time | 400 kHz mode | 600 | _ | _ | | | |

These parameters are characterized but not tested.

FIGURE 14-15: I²C BUS DATA TIMING




TABLE 14-8: I²C BUS DATA REQUIREMENTS

| Param No. | Symbol | Characteristic | | Min | Max | Units | Conditions | |
|--------------|---------|-------------------------------|--------------|-------------|--------|-------|---|--|
| 100* | THIGH | Clock High Time | 100 kHz mode | 4.0 | 1 | μs | Device must operate at a minimum of 1.5 MHz | |
| | | | 400 kHz mode | 0.6 | l | μs | Device must operate at a minimum of 10 MHz | |
| | | | SSP Module | 1.5 TcY | | | | |
| 101* | TLOW | Clock Low Time | 100 kHz mode | | | μs | Device must operate at a minimum of 1.5 MHz | |
| | | | 400 kHz mode | 1.3 | l | μs | Device must operate at a minimum of 10 MHz | |
| | | | SSP Module | 1.5 TcY | _ | | | |
| 102* | TR | SDA and SCL Rise Time | 100 kHz mode | _ | 1000 | ns | | |
| | | | 400 kHz mode | 20 + 0.1 CB | 300 | ns | CB is specified to be from 10 - 400 pF | |
| 103* | TF | SDA and SCL Fall Time | 100 kHz mode | _ | 300 ns | | | |
| | | | 400 kHz mode | 20 + 0.1 CB | 300 | ns | CB is specified to be from 10 - 400 pF | |
| 90* | Tsu:sta | START Condition Setup Time | 100 kHz mode | 4.7 | _ | μs | Only relevant for | |
| | | | 400 kHz mode | 0.6 | - | μs | Repeated START condition | |
| 91* | THD:STA | START Condition Hold Time | 100 kHz mode | 4.0 | _ | μs | After this period, the first | |
| | | | 400 kHz mode | 0.6 | _ | μs | clock pulse is generated | |
| 106* | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | _ | ns | | |
| | | | 400 kHz mode | 0 | 0.9 | μs | | |
| 107* | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | _ | ns | (Note 2) | |
| | | | 400 kHz mode | 100 | _ | ns | | |
| 92* | Tsu:sto | STOP Condition Setup Time | 100 kHz mode | 4.7 | _ | μs | | |
| | | | 400 kHz mode | 0.6 | _ | μs | | |
| 109* | ТАА | Output Valid from Clock | 100 kHz mode | _ | 3500 | ns | (Note 1) | |
| | | | 400 kHz mode | _ | | ns | | |
| 110* | TBUF | Bus Free Time | 100 kHz mode | 4.7 | | μs | Time the bus must be free | |
| | | | 400 kHz mode | 1.3 | _ | μs | before a new transmission can start | |
| | Св | Bus Capacitive Load | _ | 400 | pF | | | |

These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

TABLE 14-9: A/D CONVERTER CHARACTERISTICS: PIC16F72 (INDUSTRIAL)
PIC16LF72 (INDUSTRIAL)

| Param No. | Sym | Characteristic | | Min | Typ† | Max | Units | Conditions |
|--------------|------|--|------------|------------|------------|--------------------|----------|---|
| A01 | NR | Resolution | PIC16F72 | _ | | 8 bits | bit | VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF |
| | | | PIC16LF72 | _ | _ | 8 bits | bit | VREF = VDD = 2.2V |
| A02 | EABS | Total Absolute Error | | _ | _ | < ± 1 | LSb | VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF |
| A03 | EIL | Integral Linearity | Error | _ | _ | < ± 1 | LSb | $VREF = VDD = 5.12V$, $VSS \le VAIN \le VREF$ |
| A04 | EDL | Differential Linea | rity Error | _ | _ | < ± 1 | LSb | VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF |
| A05 | EFS | Full Scale Error | | _ | _ | < ± 1 | LSb | VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF |
| A06 | EOFF | Offset Error | | _ | _ | < ± 1 | LSb | VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF |
| A10 | _ | Monotonicity (No | te 3) | _ | guaranteed | _ | _ | Vss ≤ Vain ≤ Vref |
| A20 | VREF | Reference Voltag | е | 2.5 2.2 | _ | VDD+0.3 VDD+0.3 | V | -40°C to +85°C 0°C to +85°C |
| A25 | VAIN | Analog Input Voltage | | Vss - 0.3 | _ | VREF + 0.3 | V | |
| A30 | ZAIN | Recommended Impedance of Analog Voltage Source | | _ | _ | 10.0 | kΩ | |
| A40 | IAD | | PIC16F72 | _ | 180 | — μΑ | | Average current |
| | | Current (VDD) | PIC16LF72 | _ | 90 | _ | μΑ | consumption when A/D is on (Note 1) . |
| A50 | IREF | VREF input current (Note 2) | | N/A — | | ± 5 500 | μA μA | During VAIN acquisition. During A/D Conversion cycle. |

^{*} These parameters are characterized but not tested.

- 2: VREF current is from the RA3 pin or the VDD pin, whichever is selected as a reference input.
- 3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

FIGURE 14-16: A/D CONVERSION TIMING




TABLE 14-10: A/D CONVERSION REQUIREMENTS

| Param No. | Sym | Characteristic | | Min | Тур† | Max | Units | Conditions |
|--------------|------|---------------------------------------|--------------|-----|--------|-----|-------|---|
| 130 | TAD | A/D Clock Period | PIC16F72 | 1.6 | _ | _ | μs | Tosc based, VREF ≥ 3.0V |
| | | | PIC16LF72 | 2.0 | _ | _ | μs | Tosc based, 2.0V ≤ VREF ≤ 5.5V |
| | | | PIC16F72 | 2.0 | 4.0 | 6.0 | μs | A/D RC mode |
| | | | PIC16LF72 | 3.0 | 6.0 | 9.0 | μs | A/D RC mode |
| 131 | TCNV | Conversion Time (not includi (Note 1) | ng S/H time) | 9 | _ | 9 | TAD | |
| 132 | TACQ | Acquisition Time | | 5* | _ | _ | μѕ | The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on Chold). |
| 134 | TGO | Q4 to A/D Clock Start | | _ | Tosc/2 | _ | _ | If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed. |

These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following TcY cycle.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

15.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25° C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.

FIGURE 15-1: TYPICAL IDD vs. Fosc OVER VDD (HS MODE)




FIGURE 15-2: MAXIMUM IDD vs. Fosc OVER VDD (HS MODE)






FIGURE 15-3: TYPICAL IDD vs. Fosc OVER VDD (XT MODE)












FIGURE 15-6: MAXIMUM IDD vs. Fosc OVER VDD (LP MODE)




FIGURE 15-7: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 20 pF, 25°C)




FIGURE 15-8: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 100 pF, 25°C)




FIGURE 15-9: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 300 pF, 25°C)




FIGURE 15-10: IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)




FIGURE 15-11: △IBOR vs. VDD OVER TEMPERATURE





FIGURE 15-12: TYPICAL AND MAXIMUM AIWDT vs. VDD OVER TEMPERATURE







FIGURE 15-13: TYPICAL, MINIMUM AND MAXIMUM WDT PERIOD vs. VDD (-40°C TO +125°C)






FIGURE 15-15: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO +125°C)





FIGURE 15-16: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 3V, -40°C TO +125°C)






FIGURE 15-17: TYPICAL, MINIMUM AND MAXIMUM Vol vs. Iol (VDD = 5V, -40°C TO +125°C)






FIGURE 15-19: MINIMUM AND MAXIMUM VIN vs. VDD, (TTL INPUT, -40°C TO +125°C)





FIGURE 15-20: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO +125°C)



16.0 PACKAGE MARKING INFORMATION

28-Lead PDIP (Skinny DIP)



Example



28-Lead SOIC



Example



28-Lead SSOP



Example



28-Lead QFN



Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

28-Lead Skinny Plastic Dual In-Line (SP) - 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | INCHES | |
|----------------------------|------------------|-------|----------|-------|
| | Dimension Limits | MIN | NOM | MAX |
| Number of Pins | N | | 28 | • |
| Pitch | е | | .100 BSC | |
| Top to Seating Plane | A | - | - | .200 |
| Molded Package Thickness | A2 | .120 | .135 | .150 |
| Base to Seating Plane | A1 | .015 | - | _ |
| Shoulder to Shoulder Width | E | .290 | .310 | .335 |
| Molded Package Width | E1 | .240 | .285 | .295 |
| Overall Length | D | 1.345 | 1.365 | 1.400 |
| Tip to Seating Plane | L | .110 | .130 | .150 |
| Lead Thickness | С | .008 | .010 | .015 |
| Upper Lead Width | b1 | .040 | .050 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing § | eB | - | - | .430 |

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

b

α

β

0.31

5°

5°

4. Dimensioning and tolerancing per ASME Y14.5M.

Lead Width

Mold Draft Angle Top

Mold Draft Angle Bottom

- BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B


0.51

15°

15°

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | MILLIMETERS | 3 |
|--------------------------|------------|------|-------------|-------|
| Dimensi | ion Limits | MIN | NOM | MAX |
| Number of Pins | N | | 28 | |
| Pitch | е | | 0.65 BSC | |
| Overall Height | Α | - | _ | 2.00 |
| Molded Package Thickness | A2 | 1.65 | 1.75 | 1.85 |
| Standoff | A1 | 0.05 | _ | - |
| Overall Width | Е | 7.40 | 7.80 | 8.20 |
| Molded Package Width | E1 | 5.00 | 5.30 | 5.60 |
| Overall Length | D | 9.90 | 10.20 | 10.50 |
| Foot Length | L | 0.55 | 0.75 | 0.95 |
| Footprint | L1 | | 1.25 REF | |
| Lead Thickness | С | 0.09 | _ | 0.25 |
| Foot Angle | ф | 0° | 4° | 8° |
| Lead Width | b | 0.22 | _ | 0.38 |


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | MILLIMETERS | 3 |
|------------------------|------------------|------|-------------|------|
| | Dimension Limits | MIN | NOM | MAX |
| Number of Pins | N | | 28 | |
| Pitch | е | | 0.65 BSC | |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | | 0.20 REF | |
| Overall Width | E | | 6.00 BSC | |
| Exposed Pad Width | E2 | 3.65 | 3.70 | 4.20 |
| Overall Length | D | | 6.00 BSC | |
| Exposed Pad Length | D2 | 3.65 | 3.70 | 4.20 |
| Contact Width | b | 0.23 | 0.30 | 0.35 |
| Contact Length | L, | 0.50 | 0.55 | 0.70 |
| Contact-to-Exposed Pad | K | 0.20 | _ | _ |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (April 2002)

This is a new data sheet. However, this device is similar to the PIC16C72 device found in the PIC16C7X Data Sheet (DS30390), the PIC16C72A Data Sheet (DS35008) or the PIC16F872 device (DS30221).

Revision B (May 2002)

Final data sheet. Includes device characterization data. Minor typographic revisions throughout.

Revision C (January 2007)

This revision includes updates to the packaging diagrams.

APPENDIX B: CONVERSION CONSIDERATIONS

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table B-1.

TABLE B-1: CONVERSION CONSIDERATIONS

| Characteristic | PIC16C72/72A | PIC16F872 | PIC16F72 |
|----------------|--|---|--------------------------------------|
| Pins | 28 | 28 | 28 |
| Timers | 3 | 3 | 3 |
| Interrupts | 8 | 10 | 8 |
| Communication | Basic SSP/SSP (SPI, I ² C Slave) | MSSP (SPI, I ² C Master/Slave) | SSP (SPI, I ² C Slave) |
| Frequency | 20 MHz | 20 MHz | 20 MHz |
| A/D | 8-bit, 5 Channels | 10-bit, 5 Channels | 8-bit, 5 Channels |
| ССР | 1 | 1 | 1 |
| Program Memory | 2K EPROM | 2K FLASH (1,000 E/W cycles) | 2K FLASH (1000 E/W cycles) |
| RAM | 128 bytes | 128 bytes | 128 bytes |
| EEPROM Data | None | 64 bytes | None |
| Other | _ | In-Circuit Debugger, Low Voltage Programming | _ |

NOTES:

INDEX

| A | | C | |
|---|-----|---|-----|
| A/D | | Capture/Compare/PWM | 37 |
| Acquisition Requirements | | Associated Registers with PWM and Timer2 | |
| ADCON0 Register | | Associated Registers, Capture, Compare | |
| ADCON1 Register | | and Timer1 | 40 |
| ADIF bit | | Capture | |
| ADRES Register | | CCP1IF | 38 |
| Analog-to-Digital Converter | | CCPR1 | |
| Associated Registers | | CCPR1H:CCPR1L | |
| Configuring Analog Port Pins | | Capture Mode | |
| Configuring the Interrupt | | CCP Mode Timer Resources | |
| Configuring the Module | | CCP Pin Configuration | |
| Conversion Clock | | CCP Prescaler | |
| Conversions | | CCPR1L Register | |
| Converter Characteristics | | Compare Mode | |
| | | PWM Mode | |
| Effects of a RESET | | | |
| Internal Sampling Switch (Rss) Impedance | | PWM, Example Frequencies/Resolutions | |
| Operation During SLEEP | | Software Interrupt | |
| Source Impedance | | Software Interrupt Mode | |
| Use of the the CCP Trigger | | Special Event Trigger and A/D Conversions | |
| Absolute Maximum Ratings | | Special Event Trigger Output of CCP1 | |
| ACK | - | Timer1 Mode Selection | - , |
| ADCON0 | | CCPR1H Register | 37 |
| GO/DONE bit | | CCPxM0 bit | 37 |
| ADRES Register9, | 54 | CCPxM1 bit | 37 |
| Application Notes | | CCPxM2 bit | 37 |
| AN546 (Using the Analog-to-Digital Converter) | 53 | CCPxM3 bit | 37 |
| AN552 (Implementing Wake-up on | | CCPxX bit | 37 |
| Key Strokes Using PIC16F7X) | 23 | CCPxY bit | 37 |
| AN556 (Implementing a Table Read) | | CKE | |
| AN578 (Use of the SSP Module in the | - | CKP | |
| I ² C Multi-Master Environment) | | Clock Polarity Select bit, CKP | |
| AN607 (Power-up Trouble Shooting) | | Code Examples | 40 |
| Assembler | 04 | Changing Between Capture Prescalers | 38 |
| MPASM Assembler | 04 | FLASH Program Read | |
| MFASIVI ASSEITIDIEI | 01 | | |
| В | | Indirect Addressing | |
| | 4.4 | Initializing PORTA | |
| BF | 44 | Initializing PORTB | |
| Block Diagrams | | Initializing PORTC | 25 |
| A/D | | Saving STATUS, W and PCLATH | |
| Analog Input Model | | Registers in RAM | |
| Capture Mode Operation | | Code Protection59 | |
| Compare Mode Operation | 39 | Configuration Bits | 59 |
| In-Circuit Serial Programming Connections | | Configuration Word | |
| Interrupt Logic | | Conversion Considerations | 123 |
| On-Chip Reset Circuit | 63 | D | |
| PIC16F72 | 5 | D | |
| PORTC | 25 | D/Ā | 44 |
| PWM | 41 | Data Memory | |
| RA3:RA0 and RA5 Port Pins | | General Purpose Register File | 7 |
| RA4/T0CKI Pin | 21 | Special Function Registers | |
| RB3:RB0 Port Pins | | Data/Address bit, D/A | |
| RB7:RB4 Port Pins | | DC and AC Characteristics | |
| Recommended MCLR Circuit | | Graphs and Tables | 107 |
| SSP in I ² C Mode | | DC Characteristics | |
| SSP in SPI Mode | - | Development Support | |
| | | | |
| Timer0/WDT Prescaler | | Device Overview | |
| Timer1 | | Direct Addressing | 20 |
| Timer2 | | E | |
| Watchdog Timer (WDT) | 70 | | |
| BOR. See Brown-out Reset | | Electrical Characteristics | - |
| Brown-out Reset (BOR)59, 62, 65, | | Errata | 3 |
| Buffer Full Status bit, BF | 44 | | |

| F | | INT Interrupt (RB0/INT). See Interrupt Sources | |
|--------------------------------------|-------|--|------------|
| FLASH Program Memory | | INTCON Register | |
| Associated Registers | 28 | GIE bit | 14 |
| Operation During Code Protect | | INTE bit | 14 |
| Reading | | INTF bit | 14 |
| FSR Register | | RBIF bit | 14 |
| 1 SIX IXegister | 9, 10 | TMR0IE bit | 14 |
| 1 | | Internal Sampling Switch (Rss) Impedance | 56 |
| I/O Dorto | 04 | Interrupt Sources | |
| I/O Ports | | RB0/INT Pin, External | |
| PORTA | | TMR0 Overflow | |
| PORTB | | Interrupts | |
| PORTC | 25 | RB7:RB4 Port Change | 23 |
| I ² C | | Synchronous Serial Port Interrupt | |
| Associated Registers | | Interrupts, Context Saving During | |
| Master Mode | 51 | | 69 |
| Mode Selection | 48 | Interrupts, Enable Bits | 44.00 |
| Multi-Master Mode | 51 | Global Interrupt Enable (GIE bit) | 14, 68 |
| SCL and SDA pins | 48 | Interrupt-on-Change (RB7:RB4) | |
| Slave Mode | | Enable (RBIE bit) | |
| ICEPIC In-Circuit Emulator | | RB0/INT Enable (INTE bit) | |
| ID Locations | | TMR0 Overflow Enable (TMR0IE bit) | 14 |
| In-Circuit Serial Programming (ICSP) | | Interrupts, Flag bits | |
| | | Interrupt-on-Change (RB7:RB4) Flag | |
| INDF Register | | (RBIF bit) | 14 |
| Indirect Addressing | | Interrupt-on-Change (RB7:RB4) Flag | |
| FSR Register | | (RBIF bit) | 14. 69 |
| INDF Register | | RB0/INT Flag (INTF bit) | |
| Instruction Format | | TMR0 Overflow Flag (TMR0IF bit) | |
| Instruction Set | _ | TWING Overnow Flag (TWINOII Bit) | |
| ADDLW | 75 | K | |
| ADDWF | 75 | VEEL OO Evaluation and Dragramming Tools | 0.4 |
| ANDLW | 75 | KEELOQ Evaluation and Programming Tools | 84 |
| ANDWF | 75 | I | |
| BCF | 75 | | |
| BSF | 75 | Loading of PC | 18 |
| BTFSC | 76 | M | |
| BTFSS | _ | | |
| CALL | | Master Clear (MCLR) | |
| CLRF | | MCLR Reset, Normal Operation | 62, 65, 66 |
| CLRW | - | MCLR Reset, SLEEP | 62, 65, 66 |
| | _ | Operation and ESD Protection | |
| CLRWDT | _ | Memory | |
| COMF | | Data Memory | 7 |
| DECF | | Program Memory | |
| DECFSZ | | MPLAB C17 and MPLAB C18 C Compilers | |
| GOTO | 77 | MPLAB CT7 and MPLAB CT6 C Compilers | |
| INCF | 77 | | 03 |
| INCFSZ | 77 | MPLAB ICE High Performance Universal | |
| IORLW | 78 | In-Circuit Emulator with MPLAB IDE | 82 |
| IORWF | 78 | MPLAB Integrated Development | |
| MOVF | 78 | Environment Software | |
| MOVLW | _ | MPLINK Object Linker/MPLIB Object Librarian | 82 |
| MOVWF | | • | |
| NOP | | 0 | |
| RETFIE | _ | On-Line Support | 131 |
| | | OPCODE Field Descriptions | 73 |
| RETLIN | | OPTION_REG Register | |
| RETURN | | INTEDG bit | 13 |
| RLF | | PS2:PS0 bits | |
| RRF | | PSA bit | |
| SLEEP | | RBPU bit | |
| SUBLW | 80 | | |
| SUBWF | 80 | TOCS bit | |
| Summary Table | 74 | T0SE bit | 13 |
| SWAPF | | | |
| XORLW | | | |
| XORWF | 80 | | |

| Oscillator Configuration | 1 |
|---|---|
| Crystal Oscillator/Ceramic Resonators6 | 1 |
| HŚ61, 65 | |
| LP61, 65 | 5 |
| RC61, 62, 65 | 5 |
| XT61, 65 | 5 |
| Oscillator, WDT70 | 0 |
| P | |
| P44 | 4 |
| Package Marking Information117 | 7 |
| PCFG0 bit54 | |
| PCFG1 bit54 | 4 |
| PCFG2 bit54 | 4 |
| PCL Register | |
| PCLATH Register | |
| PCON Register | |
| POR bit17 | 7 |
| PICDEM 1 Low Cost PIC | |
| Demonstration Board83 | |
| PICDEM 17 Demonstration Board | 4 |
| PICDEM 2 Low Cost PIC16CXX | _ |
| Demonstration Board | 3 |
| PICDEM 3 Low Cost PIC16CXXX | |
| Demonstration Board | 4 |
| PICSTART Plus Entry Level Development Programmer83 | ^ |
| Pin Functions | 3 |
| MCLR/VPP | 2 |
| OSC1/CLKI | |
| OSC2/CLKO | |
| RAO/ANO | |
| RA1/AN1 | |
| RA2/AN2 | |
| RA3/AN3/VREF | |
| RA4/T0CKI | |
| RA5/AN4/SS | |
| RB0/INT | |
| RB16 | 6 |
| RB26 | 6 |
| RB36 | ô |
| RB46 | ô |
| RB56 | 6 |
| RB6/PGC | 6 |
| RB7/PGD6 | 6 |
| RC0/T10S0/T1CKI | |
| RC1/T10SI6 | |
| RC2/CCP1 | |
| RC3/SCK/SCL | |
| RC4/SDI/SDA | |
| RC5/SDO | |
| RC6 | |
| RC7 | |
| VDD | |
| Pinout Descriptions | J |
| PIC16F72 | 8 |
| POP | |
| POR. See Power-on Reset | _ |
| PORTA | |
| Associated Registers | 2 |
| Functions 22 | 2 |

| PORTA Register | (|
|---|------|
| PORTB | |
| Associated Registers | 24 |
| Functions | |
| Pull-up Enable (RBPU bit) | 13 |
| RB0/INT Edge Select (INTEDG bit) | |
| RB0/INT Pin, External | |
| RB7:RB4 Interrupt-on-Change Flag (RBIF bit) | |
| RB7:RB4 Interrupt-on-Change | |
| RB7:RB4 Interrupt-on-Change Enable | • |
| (RBIE bit) | 69 |
| RB7:RB4 Interrupt-on-Change Flag | • |
| (RBIF bit)14, | 69 |
| PORTB Register | |
| PORTC | |
| Associated Registers | 26 |
| Functions | |
| PORTC Register | |
| Postscaler, WDT | |
| Assignment (PSA Bit) | 13 |
| Rate Select (PS2:PS0 bits) | |
| Power-down Mode. See SLEEP | |
| Power-on Reset (POR) | 66 |
| Brown-out Reset (BOR) | |
| Oscillator Start-up Timer (OST) 59, | |
| POR Status (POR bit) | |
| Power Control/Status Register (PCON) | |
| Power-down (PD bit) | |
| Power-up Timer (PWRT) 59, | |
| Time-out (TO bit) | |
| Time-out Sequence | |
| PR2 Register | 35 |
| Prescaler, Timer0 | |
| Assignment (PSA bit) | 13 |
| Rate Select (PS2:PS0 bits) | |
| PRO MATE II Universal Device Programmer | |
| Product Identification System | |
| Program Counter | |
| RESET Conditions | 65 |
| Program Memory | |
| Paging | . 19 |
| Program Memory Map and Stack | 7 |
| Program Verification | 72 |
| PUSH | . 19 |
| n | |
| R | |
| $R/\overline{\underline{W}}$ | |
| R/W bit | 49 |
| RBIF bit <u></u> | |
| Read/Write bit Information, R/W | |
| Reader Response | |
| Reading Program Memory | |
| PMADR | |
| PMCON1 Register | |
| Receive Overflow Indicator bit, SSPOV | |
| Register File Map | 8 |

| Registers | 36 | SSPADD Register | 10 |
|--|--------|---|--------|
| ADCON0 (A/D Control 0) | 53 | SSPEN | |
| ADCON1 (A/D Control 1) | 54 | SSPIF | 16 |
| CCPCON1 (Capture/Compare/PWM Control 1) | 37 | SSPM3:SSPM0 | 45 |
| Initialization Conditions (table) | 66 | SSPOV | 45 |
| INTCON (Interrupt Control) | 14 | SSPSTAT Register | 10 |
| OPTION | 13 | Stack | 19 |
| PCON (Power Control) | | Overflows | 19 |
| PIE1 (Peripheral Interrupt Enable 1) | | Underflow | 19 |
| PIR1 (Peripheral Interrupt Flag 1) | | START bit, S | 44 |
| PMCON1 (Program Memory Control 1) | | STATUS Register | |
| SSPCON (Sync Serial Port Control) | | DC bit | 12 |
| SSPSTAT (Synchronous Serial Port Status) | | IRP bit | |
| STATUS | 12 | PD bit | 62 |
| Summary | 9 | TO bit | 12, 62 |
| T1CON (Timer1 Control) | | STOP bit, P | |
| RESET | | Synchronous Serial Port (SSP) | |
| Brown-out Reset (BOR). See Brown-out Reset (BOR) | OR) | Overview | |
| MCLR RESET. See MCLR | , | SPI Mode | |
| Power-on Reset (POR). See Power-on Reset (PO | R) | Synchronous Serial Port Enable bit, SSPEN | 45 |
| RESET Conditions for All Registers | | Synchronous Serial Port Interrupt | |
| RESET Conditions for PCON Register | | Synchronous Serial Port Mode Select bits, | |
| RESET Conditions for Program Counter | | SSPM3:SSPM0 | 45 |
| RESET Conditions for STATUS Register | | | |
| WDT Reset. See Watchdog Timer (WDT) | | Т | |
| Revision History | 123 | T2CKPS0 bit | 36 |
| RP0, RP1 bit | 7 | T2CKPS1 bit | 36 |
| | | T2CON (Timer2 Control) | 36 |
| S | | TAD | 56 |
| S | 44 | Timer0 | 29 |
| Sales and Support | 133 | Clock Source Edge Select (T0SE bit) | 13 |
| Slave Mode | | Clock Source Select (T0CS bit) | 13 |
| SCL | 48 | External Clock | 30 |
| SDA | 48 | Interrupt | 29 |
| SLEEP59, 0 | 62, 71 | Operation | 29 |
| SMP | 44 | Overflow Enable (TMR0IE bit) | 14 |
| Software Simulator (MPLAB SIM) | 82 | Overflow Flag (TMR0IF bit) | 69 |
| Special Event Trigger | 57 | Overflow Interrupt | 69 |
| Special Features of the CPU | 59 | Prescaler | 30 |
| Special Function Registers | | T0CKI | 30 |
| PMADRH | 27 | Timer1 | |
| PMADRL | 27 | Associated Registers | |
| PMCON1 | 27 | Asynchronous Counter Mode | |
| PMDATH | 27 | Capacitor Selection | 33 |
| PMDATL | 27 | Counter Operation | |
| SPI | | Interrupt | |
| Associated Registers | 46 | Operation in Timer Mode | 32 |
| SPI Clock Edge Select bit, CKE | 44 | Oscillator | 33 |
| SPI Data Input Sample Phase Select bit, SMP | 44 | Prescaler | |
| SPI Mode | | Resetting TMR1H, TMR1L Register Pair | |
| Serial Clock | 43 | Resetting Using a CCP Trigger Output | |
| Serial Data In | - | Synchronized Counter Mode | 32 |
| Serial Data Out | 43 | Timer2 | 35 |
| Slave Select | 43 | Interrupt | |
| SSP | | Operation | |
| ACK | 48 | Output | |
| Addressing | | Prescaler, Postscaler | 35 |
| BF bit | | | |
| I ² C_Mode Operation | | | |
| R/W bit | 49 | | |
| Reception | 49 | | |
| SCL Clock Input | 48 | | |
| SSPOV bit | 48 | | |
| Transmission | 49 | | |

| Timing Diagrams | |
|---|----------|
| A/D Conversion | 105 |
| Brown-out Reset | 96 |
| Capture/Compare/PWM (CCP1) | 98 |
| CLKO and I/O | |
| External Clock | 94 |
| I ² C Bus Data | 102 |
| I ² C Bus START/STOP bits | 101 |
| I ² C Reception (7-bit Address) | 50 |
| I ² C Transmission (7-bit Address) | 50 |
| RESET, Watchdog Timer, Oscillator Start-up Time | er |
| and Power-up Timer | |
| Slow Rise Time (MCLR Tied to VDD Through | |
| RC Network) | 68 |
| SPI Master Mode | 47 |
| SPI Master Mode (CKE = 0, SMP = 0) | 99 |
| SPI Master Mode (CKE = 1, SMP = 1) | |
| SPI Slave Mode (CKE = 0) | |
| SPI Slave Mode (CKE = 1) | 47, 100 |
| Time-out Sequence on Power-up (MCLR Tied to | |
| VDD Through Pull-up Resistor) | |
| Time-out Sequence on Power-up (MCLR Tied to | |
| VDD Through RC Network): Case 1 | 67 |
| Time-out Sequence on Power-up (MCLR Tied to | |
| VDD Through RC Network): Case 2 | 67 |
| Timer0 and Timer1 External Clock | 97 |
| Wake-up from SLEEP through Interrupt | 72 |
| Timing Parameter Symbology | 93 |
| TMR1H Register | |
| TMR1L Register | 9 |
| TMR2 Register | 9 |
| TMR2ON bit | 36 |
| TOUTPS0 bit | |
| TOUTPS1 bit | 36 |
| TOUTPS2 bit | 36 |
| TOUTPS3 bit | 36 |
| TRISA Register | . 10, 21 |
| TRISB Register | . 10, 23 |
| TRISC Register | . 10, 25 |

| U | | |
|----------------------------------|--------|----|
| UA | | 44 |
| Update Address bit, UA | | 44 |
| W | | |
| Wake-up from SLEEP | 59, | 71 |
| Interrupts | | |
| MCLR Reset | | 66 |
| WDT Reset | | 66 |
| Watchdog Timer (WDT) | 59, | 70 |
| Associated Registers | | 70 |
| Enable (WDTEN bit) | | 70 |
| Postscaler. See Postscaler, WDT | | |
| Programming Considerations | | 70 |
| RC Oscillator | | 70 |
| Time-out Period | | 70 |
| WDT Reset, Normal Operation 6 | 2, 65, | 66 |
| WDT Reset, SLEEP 6 | 2, 65, | 66 |
| WCOL | | 45 |
| Write Collision Detect bit, WCOL | | 45 |
| WWW, On-Line Support | | 3 |

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

DSTEMP

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| 10: | Technical Publications Manager | Total Pages Sent | | | | | |
|------|---------------------------------------|---|--|--|--|--|--|
| RE: | Reader Response | | | | | | |
| Fron | n: Name | | | | | | |
| | Company | | | | | | |
| | | | | | | | |
| | City / State / ZIP / Country | City / State / ZIP / Country | | | | | |
| | Telephone: () | FAX: () | | | | | |
| Appl | lication (optional): | | | | | | |
| Wou | ıld you like a reply?YN | | | | | | |
| Devi | ice: DSTEMP | Literature Number: DS00000A | | | | | |
| Que | stions: | | | | | | |
| 1. | What are the best features of this do | ocument? | | | | | |
| | | | | | | | |
| - | | | | | | | |
| 2. | How does this document meet your | hardware and software development needs? | | | | | |
| | | | | | | | |
| | Decree field the committee of this | de company to a contra fallon O If and only O | | | | | |
| 3. | Do you find the organization of this | document easy to follow? If not, why? | | | | | |
| - | | | | | | | |
| 4. | What additions to the document do | you think would enhance the structure and subject? | | | | | |
| | | | | | | | |
| | | | | | | | |
| 5. | What deletions from the document of | could be made without affecting the overall usefulness? | | | | | |
| - | | | | | | | |
| | | | | | | | |
| 6. | Is there any incorrect or misleading | information (what and where)? | | | | | |
| - | | | | | | | |
| 7 | How would you improve this docum | ont? | | | | | |
| ١. | How would you improve this docum | ont: | | | | | |
| - | | | | | | | |
| | | | | | | | |

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. Device | X /XX XXX Temperature Package Pattern Range | Examples: a) PIC16F72-04I/SO = Industrial Temp., SOIC package, normal VDD limits b) PIC16LF72-20I/SS = Industrial Temp., |
|--------------------|--|--|
| Device | PIC16F72: Standard VDD range PIC16F72T: (Tape and Reel) PIC16LF72: Extended VDD range | ssop package, extended VDD limits c) PIC16F72-20I/ML = Industrial Temp., QFN package, normal VDD limits |
| Temperature Range | - = 0°C to +70°C I = -40°C to +85°C | |
| Package | SO = SOIC SS = SSOP ML = QFN P = PDIP | |
| Pattern | QTP, SQTP, ROM Code (factory specified) or Special Requirements. Blank for OTP and Windowed devices. | |

^{*} JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi

Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818

Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham**

Tel: 44-118-921-5869 Fax: 44-118-921-5820

12/08/06

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

<u>PIC16F72-E/SO</u> <u>PIC16F72-E/SS</u> <u>PIC16F72-E/SP</u> <u>PIC16F72T-I/SO</u> <u>PIC16F72T-I/SS</u> <u>PIC16F72T-I/SS</u> <u>PIC16F72T-I/SO</u> <u>PIC16F72T-I/SO</u> <u>PIC16F72-I/ML</u> <u>PIC16F72-I/SO</u> <u>PIC16F72</u>